acp70.c 7.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293
  1. // SPDX-License-Identifier: (GPL-2.0-only OR BSD-3-Clause)
  2. //
  3. // This file is provided under a dual BSD/GPLv2 license. When using or
  4. // redistributing this file, you may do so under either license.
  5. //
  6. // Copyright(c) 2023 Advanced Micro Devices, Inc.
  7. //
  8. // Authors: Syed Saba kareem <syed.sabakareem@amd.com>
  9. /*
  10. * Hardware interface for ACP7.0 block
  11. */
  12. #include <linux/platform_device.h>
  13. #include <linux/module.h>
  14. #include <linux/err.h>
  15. #include <linux/io.h>
  16. #include <sound/pcm_params.h>
  17. #include <sound/soc.h>
  18. #include <sound/soc-dai.h>
  19. #include <linux/dma-mapping.h>
  20. #include <linux/pm_runtime.h>
  21. #include <linux/pci.h>
  22. #include "amd.h"
  23. #include "acp-mach.h"
  24. #define DRV_NAME "acp_asoc_acp70"
  25. #define CLK7_CLK0_DFS_CNTL_N1 0X0006C1A4
  26. #define CLK0_DIVIDER 0X19
  27. static struct acp_resource rsrc = {
  28. .offset = 0,
  29. .no_of_ctrls = 2,
  30. .irqp_used = 1,
  31. .soc_mclk = true,
  32. .irq_reg_offset = 0x1a00,
  33. .scratch_reg_offset = 0x10000,
  34. .sram_pte_offset = 0x03800000,
  35. };
  36. static struct snd_soc_acpi_mach snd_soc_acpi_amd_acp70_acp_machines[] = {
  37. {
  38. .id = "AMDI0029",
  39. .drv_name = "acp70-acp",
  40. },
  41. {},
  42. };
  43. static struct snd_soc_dai_driver acp70_dai[] = {
  44. {
  45. .name = "acp-i2s-sp",
  46. .id = I2S_SP_INSTANCE,
  47. .playback = {
  48. .stream_name = "I2S SP Playback",
  49. .rates = SNDRV_PCM_RATE_8000_192000,
  50. .formats = SNDRV_PCM_FMTBIT_U8 | SNDRV_PCM_FMTBIT_S8 |
  51. SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S32_LE,
  52. .channels_min = 2,
  53. .channels_max = 32,
  54. .rate_min = 8000,
  55. .rate_max = 192000,
  56. },
  57. .capture = {
  58. .stream_name = "I2S SP Capture",
  59. .rates = SNDRV_PCM_RATE_8000_192000,
  60. .formats = SNDRV_PCM_FMTBIT_U8 | SNDRV_PCM_FMTBIT_S8 |
  61. SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S32_LE,
  62. .channels_min = 2,
  63. .channels_max = 32,
  64. .rate_min = 8000,
  65. .rate_max = 192000,
  66. },
  67. .ops = &asoc_acp_cpu_dai_ops,
  68. },
  69. {
  70. .name = "acp-i2s-bt",
  71. .id = I2S_BT_INSTANCE,
  72. .playback = {
  73. .stream_name = "I2S BT Playback",
  74. .rates = SNDRV_PCM_RATE_8000_192000,
  75. .formats = SNDRV_PCM_FMTBIT_U8 | SNDRV_PCM_FMTBIT_S8 |
  76. SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S32_LE,
  77. .channels_min = 2,
  78. .channels_max = 32,
  79. .rate_min = 8000,
  80. .rate_max = 192000,
  81. },
  82. .capture = {
  83. .stream_name = "I2S BT Capture",
  84. .rates = SNDRV_PCM_RATE_8000_192000,
  85. .formats = SNDRV_PCM_FMTBIT_U8 | SNDRV_PCM_FMTBIT_S8 |
  86. SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S32_LE,
  87. .channels_min = 2,
  88. .channels_max = 32,
  89. .rate_min = 8000,
  90. .rate_max = 192000,
  91. },
  92. .ops = &asoc_acp_cpu_dai_ops,
  93. },
  94. {
  95. .name = "acp-i2s-hs",
  96. .id = I2S_HS_INSTANCE,
  97. .playback = {
  98. .stream_name = "I2S HS Playback",
  99. .rates = SNDRV_PCM_RATE_8000_192000,
  100. .formats = SNDRV_PCM_FMTBIT_U8 | SNDRV_PCM_FMTBIT_S8 |
  101. SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S32_LE,
  102. .channels_min = 2,
  103. .channels_max = 32,
  104. .rate_min = 8000,
  105. .rate_max = 192000,
  106. },
  107. .capture = {
  108. .stream_name = "I2S HS Capture",
  109. .rates = SNDRV_PCM_RATE_8000_192000,
  110. .formats = SNDRV_PCM_FMTBIT_U8 | SNDRV_PCM_FMTBIT_S8 |
  111. SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S32_LE,
  112. .channels_min = 2,
  113. .channels_max = 32,
  114. .rate_min = 8000,
  115. .rate_max = 192000,
  116. },
  117. .ops = &asoc_acp_cpu_dai_ops,
  118. },
  119. {
  120. .name = "acp-pdm-dmic",
  121. .id = DMIC_INSTANCE,
  122. .capture = {
  123. .rates = SNDRV_PCM_RATE_8000_48000,
  124. .formats = SNDRV_PCM_FMTBIT_S32_LE,
  125. .channels_min = 2,
  126. .channels_max = 2,
  127. .rate_min = 8000,
  128. .rate_max = 48000,
  129. },
  130. .ops = &acp_dmic_dai_ops,
  131. },
  132. };
  133. static int acp70_i2s_master_clock_generate(struct acp_dev_data *adata)
  134. {
  135. struct pci_dev *smn_dev;
  136. u32 device_id;
  137. if (adata->platform == ACP70)
  138. device_id = 0x1507;
  139. else if (adata->platform == ACP71)
  140. device_id = 0x1122;
  141. else
  142. return -ENODEV;
  143. smn_dev = pci_get_device(PCI_VENDOR_ID_AMD, device_id, NULL);
  144. if (!smn_dev)
  145. return -ENODEV;
  146. /* Set clk7 DFS clock divider register value to get mclk as 196.608MHz*/
  147. smn_write(smn_dev, CLK7_CLK0_DFS_CNTL_N1, CLK0_DIVIDER);
  148. return 0;
  149. }
  150. static int acp_acp70_audio_probe(struct platform_device *pdev)
  151. {
  152. struct device *dev = &pdev->dev;
  153. struct acp_chip_info *chip;
  154. struct acp_dev_data *adata;
  155. struct resource *res;
  156. int ret;
  157. chip = dev_get_platdata(&pdev->dev);
  158. if (!chip || !chip->base) {
  159. dev_err(&pdev->dev, "ACP chip data is NULL\n");
  160. return -ENODEV;
  161. }
  162. switch (chip->acp_rev) {
  163. case ACP70_DEV:
  164. case ACP71_DEV:
  165. break;
  166. default:
  167. dev_err(&pdev->dev, "Un-supported ACP Revision %d\n", chip->acp_rev);
  168. return -ENODEV;
  169. }
  170. adata = devm_kzalloc(dev, sizeof(struct acp_dev_data), GFP_KERNEL);
  171. if (!adata)
  172. return -ENOMEM;
  173. res = platform_get_resource_byname(pdev, IORESOURCE_MEM, "acp_mem");
  174. if (!res) {
  175. dev_err(&pdev->dev, "IORESOURCE_MEM FAILED\n");
  176. return -ENODEV;
  177. }
  178. adata->acp_base = devm_ioremap(&pdev->dev, res->start, resource_size(res));
  179. if (!adata->acp_base)
  180. return -ENOMEM;
  181. res = platform_get_resource_byname(pdev, IORESOURCE_IRQ, "acp_dai_irq");
  182. if (!res) {
  183. dev_err(&pdev->dev, "IORESOURCE_IRQ FAILED\n");
  184. return -ENODEV;
  185. }
  186. adata->i2s_irq = res->start;
  187. adata->dev = dev;
  188. adata->dai_driver = acp70_dai;
  189. adata->num_dai = ARRAY_SIZE(acp70_dai);
  190. adata->rsrc = &rsrc;
  191. adata->machines = snd_soc_acpi_amd_acp70_acp_machines;
  192. if (chip->acp_rev == ACP70_DEV)
  193. adata->platform = ACP70;
  194. else
  195. adata->platform = ACP71;
  196. adata->flag = chip->flag;
  197. acp_machine_select(adata);
  198. dev_set_drvdata(dev, adata);
  199. ret = acp70_i2s_master_clock_generate(adata);
  200. if (ret) {
  201. dev_err(&pdev->dev, "Failed to set I2S master clock as 196.608MHz\n");
  202. return ret;
  203. }
  204. acp_enable_interrupts(adata);
  205. acp_platform_register(dev);
  206. pm_runtime_set_autosuspend_delay(&pdev->dev, ACP_SUSPEND_DELAY_MS);
  207. pm_runtime_use_autosuspend(&pdev->dev);
  208. pm_runtime_mark_last_busy(&pdev->dev);
  209. pm_runtime_set_active(&pdev->dev);
  210. pm_runtime_enable(&pdev->dev);
  211. return 0;
  212. }
  213. static void acp_acp70_audio_remove(struct platform_device *pdev)
  214. {
  215. struct device *dev = &pdev->dev;
  216. struct acp_dev_data *adata = dev_get_drvdata(dev);
  217. acp_disable_interrupts(adata);
  218. acp_platform_unregister(dev);
  219. pm_runtime_disable(&pdev->dev);
  220. }
  221. static int __maybe_unused acp70_pcm_resume(struct device *dev)
  222. {
  223. struct acp_dev_data *adata = dev_get_drvdata(dev);
  224. struct acp_stream *stream;
  225. struct snd_pcm_substream *substream;
  226. snd_pcm_uframes_t buf_in_frames;
  227. u64 buf_size;
  228. spin_lock(&adata->acp_lock);
  229. list_for_each_entry(stream, &adata->stream_list, list) {
  230. if (stream) {
  231. substream = stream->substream;
  232. if (substream && substream->runtime) {
  233. buf_in_frames = (substream->runtime->buffer_size);
  234. buf_size = frames_to_bytes(substream->runtime, buf_in_frames);
  235. config_pte_for_stream(adata, stream);
  236. config_acp_dma(adata, stream, buf_size);
  237. if (stream->dai_id)
  238. restore_acp_i2s_params(substream, adata, stream);
  239. else
  240. restore_acp_pdm_params(substream, adata);
  241. }
  242. }
  243. }
  244. spin_unlock(&adata->acp_lock);
  245. return 0;
  246. }
  247. static const struct dev_pm_ops acp70_dma_pm_ops = {
  248. SET_SYSTEM_SLEEP_PM_OPS(NULL, acp70_pcm_resume)
  249. };
  250. static struct platform_driver acp70_driver = {
  251. .probe = acp_acp70_audio_probe,
  252. .remove = acp_acp70_audio_remove,
  253. .driver = {
  254. .name = "acp_asoc_acp70",
  255. .pm = &acp70_dma_pm_ops,
  256. },
  257. };
  258. module_platform_driver(acp70_driver);
  259. MODULE_DESCRIPTION("AMD ACP ACP70 Driver");
  260. MODULE_IMPORT_NS(SND_SOC_ACP_COMMON);
  261. MODULE_LICENSE("Dual BSD/GPL");
  262. MODULE_ALIAS("platform:" DRV_NAME);