mcf5253.dtsi 1.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * Copyright (C) 2018 Angelo Dureghello <angelo@sysam.it>
  4. */
  5. / {
  6. compatible = "fsl,mcf5253";
  7. aliases {
  8. serial0 = &uart0;
  9. };
  10. soc {
  11. compatible = "simple-bus";
  12. #address-cells = <1>;
  13. #size-cells = <1>;
  14. mbar: mbar@10000000 {
  15. compatible = "simple-bus";
  16. #address-cells = <1>;
  17. #size-cells = <1>;
  18. ranges = <0x00000000 0x10000000 0x10000>;
  19. reg = <0x10000000 0x10000>;
  20. uart0: uart@1c0 {
  21. compatible = "fsl,mcf-uart";
  22. reg = <0x1c0 0x40>;
  23. status = "disabled";
  24. };
  25. uart1: uart@200 {
  26. compatible = "fsl,mcf-uart";
  27. reg = <0x200 0x40>;
  28. status = "disabled";
  29. };
  30. uart3: uart@c00 {
  31. compatible = "fsl,mcf-uart";
  32. reg = <0xc00 0x40>;
  33. status = "disabled";
  34. };
  35. i2c0: i2c@280 {
  36. compatible = "fsl-i2c";
  37. #address-cells=<1>;
  38. #size-cells=<0>;
  39. cell-index = <0>;
  40. reg = <0x280 0x14>;
  41. clock-frequency = <100000>;
  42. status = "disabled";
  43. };
  44. };
  45. mbar2: mbar2@80000000 {
  46. compatible = "simple-bus";
  47. #address-cells = <1>;
  48. #size-cells = <1>;
  49. ranges = <0x00000000 0x80000000 0x10000>;
  50. reg = <0x80000000 0x10000>;
  51. i2c1: i2c@440 {
  52. compatible = "fsl-i2c";
  53. #address-cells=<1>;
  54. #size-cells=<0>;
  55. cell-index = <0>;
  56. reg = <0x440 0x14>;
  57. clock-frequency = <100000>;
  58. status = "disabled";
  59. };
  60. };
  61. };
  62. };