spl_xea.c 11 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * DENX M28 Boot setup
  4. *
  5. * Copyright (C) 2019 DENX Software Engineering
  6. * Lukasz Majewski, DENX Software Engineering, lukma@denx.de
  7. *
  8. * Copyright (C) 2018 DENX Software Engineering
  9. * Måns Rullgård, DENX Software Engineering, mans@mansr.com
  10. *
  11. * Copyright (C) 2011 Marek Vasut <marek.vasut@gmail.com>
  12. * on behalf of DENX Software Engineering GmbH
  13. */
  14. #include <common.h>
  15. #include <config.h>
  16. #include <asm/io.h>
  17. #include <asm/arch/iomux-mx28.h>
  18. #include <asm/arch/imx-regs.h>
  19. #include <asm/arch/sys_proto.h>
  20. #define MUX_CONFIG_LCD (MXS_PAD_3V3 | MXS_PAD_4MA | MXS_PAD_NOPULL)
  21. #define MUX_CONFIG_BOOT (MXS_PAD_3V3)
  22. #define MUX_CONFIG_TSC (MXS_PAD_3V3 | MXS_PAD_8MA | MXS_PAD_PULLUP)
  23. #define MUX_CONFIG_SSP0 (MXS_PAD_3V3 | MXS_PAD_12MA | MXS_PAD_PULLUP)
  24. #define MUX_CONFIG_SSP2 (MXS_PAD_3V3 | MXS_PAD_4MA | MXS_PAD_PULLUP)
  25. #define MUX_CONFIG_ENET (MXS_PAD_3V3 | MXS_PAD_8MA | MXS_PAD_NOPULL)
  26. #define MUX_CONFIG_EMI (MXS_PAD_3V3 | MXS_PAD_12MA | MXS_PAD_NOPULL)
  27. const iomux_cfg_t iomux_setup[] = {
  28. /* AUART0 IRDA */
  29. MX28_PAD_AUART0_RX__AUART0_RX,
  30. MX28_PAD_AUART0_TX__AUART0_TX,
  31. /* AUART 4 RS422 */
  32. MX28_PAD_AUART0_CTS__AUART4_RX,
  33. MX28_PAD_AUART0_RTS__AUART4_TX,
  34. /* USB0 */
  35. MX28_PAD_AUART1_CTS__USB0_OVERCURRENT,
  36. MX28_PAD_AUART1_RTS__USB0_ID,
  37. MX28_PAD_LCD_VSYNC__GPIO_1_28, /* PRW_On */
  38. /* USB1 */
  39. MX28_PAD_PWM2__USB1_OVERCURRENT,
  40. /* eMMC */
  41. MX28_PAD_SSP0_CMD__SSP0_CMD | MUX_CONFIG_SSP0,
  42. MX28_PAD_SSP0_DATA0__SSP0_D0 | MUX_CONFIG_SSP0,
  43. MX28_PAD_SSP0_DATA1__SSP0_D1 | MUX_CONFIG_SSP0,
  44. MX28_PAD_SSP0_DATA2__SSP0_D2 | MUX_CONFIG_SSP0,
  45. MX28_PAD_SSP0_DATA3__SSP0_D3 | MUX_CONFIG_SSP0,
  46. MX28_PAD_SSP0_DATA4__SSP0_D4 | MUX_CONFIG_SSP0,
  47. MX28_PAD_SSP0_DATA5__SSP0_D5 | MUX_CONFIG_SSP0,
  48. MX28_PAD_SSP0_DATA6__SSP0_D6 | MUX_CONFIG_SSP0,
  49. MX28_PAD_SSP0_DATA7__SSP0_D7 | MUX_CONFIG_SSP0,
  50. MX28_PAD_SSP0_DETECT__GPIO_2_9, /* Reset for eMMC */
  51. MX28_PAD_SSP0_SCK__SSP0_SCK | MUX_CONFIG_SSP0,
  52. /* DIG Keys */
  53. MX28_PAD_GPMI_D00__GPIO_0_0,
  54. MX28_PAD_GPMI_D01__GPIO_0_1,
  55. MX28_PAD_GPMI_D02__GPIO_0_2,
  56. MX28_PAD_GPMI_D03__GPIO_0_3,
  57. MX28_PAD_GPMI_D04__GPIO_0_4,
  58. MX28_PAD_GPMI_D05__GPIO_0_5,
  59. MX28_PAD_GPMI_D06__GPIO_0_6,
  60. MX28_PAD_GPMI_D07__GPIO_0_7,
  61. /* ADR_0-2 */
  62. MX28_PAD_GPMI_CE1N__GPIO_0_17,
  63. MX28_PAD_GPMI_CE2N__GPIO_0_18,
  64. MX28_PAD_GPMI_CE3N__GPIO_0_19,
  65. /* Read Keys */
  66. MX28_PAD_GPMI_RDY0__GPIO_0_20,
  67. /* LATCH_EN */
  68. MX28_PAD_GPMI_RDY1__GPIO_0_21,
  69. /* Power off */
  70. MX28_PAD_GPMI_RDN__GPIO_0_24,
  71. /* I2C1 Touch */
  72. MX28_PAD_AUART2_CTS__GPIO_3_10,
  73. MX28_PAD_AUART2_RTS__GPIO_3_11,
  74. MX28_PAD_GPMI_RDY2__GPIO_0_22, /* Touch Reset */
  75. /* TIVA */
  76. MX28_PAD_AUART1_RX__SSP2_CARD_DETECT,
  77. MX28_PAD_SSP2_MISO__SSP2_D0,
  78. MX28_PAD_SSP2_MOSI__SSP2_CMD,
  79. MX28_PAD_SSP2_SCK__SSP2_SCK,
  80. MX28_PAD_SSP2_SS0__SSP2_D3,
  81. MX28_PAD_SSP2_SS1__GPIO_2_20,
  82. MX28_PAD_SSP2_SS2__GPIO_2_21,
  83. /* SPI3 NOR-Flash */
  84. MX28_PAD_AUART1_TX__SSP3_CARD_DETECT,
  85. MX28_PAD_AUART2_RX__SSP3_D1,
  86. MX28_PAD_AUART2_TX__SSP3_D2,
  87. MX28_PAD_SSP3_MISO__SSP3_D0,
  88. MX28_PAD_SSP3_MOSI__SSP3_CMD,
  89. MX28_PAD_SSP3_SCK__SSP3_SCK,
  90. MX28_PAD_SSP3_SS0__SSP3_D3,
  91. /* NOR-Flash CMD */
  92. MX28_PAD_LCD_RS__GPIO_1_26, /* Hold */
  93. MX28_PAD_LCD_WR_RWN__GPIO_1_25, /* write protect */
  94. /* I2C0 Codec */
  95. MX28_PAD_I2C0_SCL__I2C0_SCL,
  96. MX28_PAD_I2C0_SDA__I2C0_SDA,
  97. /* I2S Codec */
  98. MX28_PAD_SAIF0_BITCLK__SAIF0_BITCLK,
  99. MX28_PAD_SAIF0_LRCLK__SAIF0_LRCLK,
  100. MX28_PAD_SAIF0_MCLK__SAIF0_MCLK,
  101. MX28_PAD_SAIF0_SDATA0__SAIF0_SDATA0,
  102. MX28_PAD_SAIF1_SDATA0__SAIF1_SDATA0,
  103. /* PWR-Hold */
  104. MX28_PAD_SPDIF__GPIO_3_27,
  105. /* EMI */
  106. MX28_PAD_EMI_D00__EMI_DATA0 | MUX_CONFIG_EMI,
  107. MX28_PAD_EMI_D01__EMI_DATA1 | MUX_CONFIG_EMI,
  108. MX28_PAD_EMI_D02__EMI_DATA2 | MUX_CONFIG_EMI,
  109. MX28_PAD_EMI_D03__EMI_DATA3 | MUX_CONFIG_EMI,
  110. MX28_PAD_EMI_D04__EMI_DATA4 | MUX_CONFIG_EMI,
  111. MX28_PAD_EMI_D05__EMI_DATA5 | MUX_CONFIG_EMI,
  112. MX28_PAD_EMI_D06__EMI_DATA6 | MUX_CONFIG_EMI,
  113. MX28_PAD_EMI_D07__EMI_DATA7 | MUX_CONFIG_EMI,
  114. MX28_PAD_EMI_D08__EMI_DATA8 | MUX_CONFIG_EMI,
  115. MX28_PAD_EMI_D09__EMI_DATA9 | MUX_CONFIG_EMI,
  116. MX28_PAD_EMI_D10__EMI_DATA10 | MUX_CONFIG_EMI,
  117. MX28_PAD_EMI_D11__EMI_DATA11 | MUX_CONFIG_EMI,
  118. MX28_PAD_EMI_D12__EMI_DATA12 | MUX_CONFIG_EMI,
  119. MX28_PAD_EMI_D13__EMI_DATA13 | MUX_CONFIG_EMI,
  120. MX28_PAD_EMI_D14__EMI_DATA14 | MUX_CONFIG_EMI,
  121. MX28_PAD_EMI_D15__EMI_DATA15 | MUX_CONFIG_EMI,
  122. MX28_PAD_EMI_ODT0__EMI_ODT0 | MUX_CONFIG_EMI,
  123. MX28_PAD_EMI_DQM0__EMI_DQM0 | MUX_CONFIG_EMI,
  124. MX28_PAD_EMI_ODT1__EMI_ODT1 | MUX_CONFIG_EMI,
  125. MX28_PAD_EMI_DQM1__EMI_DQM1 | MUX_CONFIG_EMI,
  126. MX28_PAD_EMI_DDR_OPEN_FB__EMI_DDR_OPEN_FEEDBACK | MUX_CONFIG_EMI,
  127. MX28_PAD_EMI_CLK__EMI_CLK | MUX_CONFIG_EMI,
  128. MX28_PAD_EMI_DQS0__EMI_DQS0 | MUX_CONFIG_EMI,
  129. MX28_PAD_EMI_DQS1__EMI_DQS1 | MUX_CONFIG_EMI,
  130. MX28_PAD_EMI_DDR_OPEN__EMI_DDR_OPEN | MUX_CONFIG_EMI,
  131. MX28_PAD_EMI_A00__EMI_ADDR0 | MUX_CONFIG_EMI,
  132. MX28_PAD_EMI_A01__EMI_ADDR1 | MUX_CONFIG_EMI,
  133. MX28_PAD_EMI_A02__EMI_ADDR2 | MUX_CONFIG_EMI,
  134. MX28_PAD_EMI_A03__EMI_ADDR3 | MUX_CONFIG_EMI,
  135. MX28_PAD_EMI_A04__EMI_ADDR4 | MUX_CONFIG_EMI,
  136. MX28_PAD_EMI_A05__EMI_ADDR5 | MUX_CONFIG_EMI,
  137. MX28_PAD_EMI_A06__EMI_ADDR6 | MUX_CONFIG_EMI,
  138. MX28_PAD_EMI_A07__EMI_ADDR7 | MUX_CONFIG_EMI,
  139. MX28_PAD_EMI_A08__EMI_ADDR8 | MUX_CONFIG_EMI,
  140. MX28_PAD_EMI_A09__EMI_ADDR9 | MUX_CONFIG_EMI,
  141. MX28_PAD_EMI_A10__EMI_ADDR10 | MUX_CONFIG_EMI,
  142. MX28_PAD_EMI_A11__EMI_ADDR11 | MUX_CONFIG_EMI,
  143. MX28_PAD_EMI_A12__EMI_ADDR12 | MUX_CONFIG_EMI,
  144. MX28_PAD_EMI_A13__EMI_ADDR13 | MUX_CONFIG_EMI,
  145. MX28_PAD_EMI_A14__EMI_ADDR14 | MUX_CONFIG_EMI,
  146. MX28_PAD_EMI_BA0__EMI_BA0 | MUX_CONFIG_EMI,
  147. MX28_PAD_EMI_BA1__EMI_BA1 | MUX_CONFIG_EMI,
  148. MX28_PAD_EMI_BA2__EMI_BA2 | MUX_CONFIG_EMI,
  149. MX28_PAD_EMI_CASN__EMI_CASN | MUX_CONFIG_EMI,
  150. MX28_PAD_EMI_RASN__EMI_RASN | MUX_CONFIG_EMI,
  151. MX28_PAD_EMI_WEN__EMI_WEN | MUX_CONFIG_EMI,
  152. MX28_PAD_EMI_CE0N__EMI_CE0N | MUX_CONFIG_EMI,
  153. MX28_PAD_EMI_CE1N__EMI_CE1N | MUX_CONFIG_EMI,
  154. MX28_PAD_EMI_CKE__EMI_CKE | MUX_CONFIG_EMI,
  155. /* Uart3 Bluetooth-Interface */
  156. MX28_PAD_AUART3_CTS__AUART3_CTS,
  157. MX28_PAD_AUART3_RTS__AUART3_RTS,
  158. MX28_PAD_AUART3_RX__AUART3_RX,
  159. MX28_PAD_AUART3_TX__AUART3_TX,
  160. /* framebuffer */
  161. MX28_PAD_LCD_CS__LCD_CS | MUX_CONFIG_LCD,
  162. MX28_PAD_LCD_D00__LCD_D0 | MUX_CONFIG_LCD,
  163. MX28_PAD_LCD_D01__LCD_D1 | MUX_CONFIG_LCD,
  164. MX28_PAD_LCD_D02__LCD_D2 | MUX_CONFIG_LCD,
  165. MX28_PAD_LCD_D03__LCD_D3 | MUX_CONFIG_LCD,
  166. MX28_PAD_LCD_D04__LCD_D4 | MUX_CONFIG_LCD,
  167. MX28_PAD_LCD_D05__LCD_D5 | MUX_CONFIG_LCD,
  168. MX28_PAD_LCD_D06__LCD_D6 | MUX_CONFIG_LCD,
  169. MX28_PAD_LCD_D07__LCD_D7 | MUX_CONFIG_LCD,
  170. MX28_PAD_LCD_D08__LCD_D8 | MUX_CONFIG_LCD,
  171. MX28_PAD_LCD_D09__LCD_D9 | MUX_CONFIG_LCD,
  172. MX28_PAD_LCD_D10__LCD_D10 | MUX_CONFIG_LCD,
  173. MX28_PAD_LCD_D11__LCD_D11 | MUX_CONFIG_LCD,
  174. MX28_PAD_LCD_D12__LCD_D12 | MUX_CONFIG_LCD,
  175. MX28_PAD_LCD_D13__LCD_D13 | MUX_CONFIG_LCD,
  176. MX28_PAD_LCD_D14__LCD_D14 | MUX_CONFIG_LCD,
  177. MX28_PAD_LCD_D15__LCD_D15 | MUX_CONFIG_LCD,
  178. MX28_PAD_LCD_D16__LCD_D16 | MUX_CONFIG_LCD,
  179. MX28_PAD_LCD_D17__LCD_D17 | MUX_CONFIG_LCD,
  180. MX28_PAD_LCD_D18__LCD_D18 | MUX_CONFIG_LCD,
  181. MX28_PAD_LCD_D19__LCD_D19 | MUX_CONFIG_LCD,
  182. MX28_PAD_LCD_D20__LCD_D20 | MUX_CONFIG_LCD,
  183. MX28_PAD_LCD_D21__LCD_D21 | MUX_CONFIG_LCD,
  184. MX28_PAD_LCD_D22__LCD_D22 | MUX_CONFIG_LCD,
  185. MX28_PAD_LCD_D23__LCD_D23 | MUX_CONFIG_LCD,
  186. MX28_PAD_LCD_DOTCLK__LCD_DOTCLK | MUX_CONFIG_LCD,
  187. MX28_PAD_LCD_ENABLE__LCD_ENABLE | MUX_CONFIG_LCD,
  188. MX28_PAD_LCD_HSYNC__LCD_HSYNC | MUX_CONFIG_LCD,
  189. MX28_PAD_LCD_RD_E__LCD_VSYNC | MUX_CONFIG_LCD,
  190. MX28_PAD_LCD_RESET__LCD_RESET | MUX_CONFIG_LCD,
  191. /* DUART RS232 */
  192. MX28_PAD_PWM0__DUART_RX,
  193. MX28_PAD_PWM1__DUART_TX,
  194. /* FEC Ethernet */
  195. MX28_PAD_ENET_CLK__CLKCTRL_ENET | MUX_CONFIG_ENET,
  196. MX28_PAD_ENET0_COL__ENET1_TX_EN | MUX_CONFIG_ENET,
  197. MX28_PAD_ENET0_CRS__ENET1_RX_EN | MUX_CONFIG_ENET,
  198. MX28_PAD_ENET0_MDC__ENET0_MDC | MUX_CONFIG_ENET,
  199. MX28_PAD_ENET0_MDIO__ENET0_MDIO | MUX_CONFIG_ENET,
  200. MX28_PAD_ENET0_RX_CLK__GPIO_4_13, /* Phy Interrupt */
  201. MX28_PAD_ENET0_RX_EN__ENET0_RX_EN | MUX_CONFIG_ENET,
  202. MX28_PAD_ENET0_RXD0__ENET0_RXD0 | MUX_CONFIG_ENET,
  203. MX28_PAD_ENET0_RXD1__ENET0_RXD1 | MUX_CONFIG_ENET,
  204. MX28_PAD_ENET0_RXD3__ENET1_RXD1 | MUX_CONFIG_ENET,
  205. MX28_PAD_ENET0_TX_CLK__GPIO_4_5, /* n.c. */
  206. MX28_PAD_ENET0_TX_EN__ENET0_TX_EN | MUX_CONFIG_ENET,
  207. MX28_PAD_ENET0_TXD0__ENET0_TXD0 | MUX_CONFIG_ENET,
  208. MX28_PAD_ENET0_TXD1__ENET0_TXD1 | MUX_CONFIG_ENET,
  209. MX28_PAD_ENET0_TXD3__ENET1_TXD1 | MUX_CONFIG_ENET,
  210. MX28_PAD_SSP1_CMD__GPIO_2_13, /* PHY reset */
  211. /* TIVA boot control */
  212. MX28_PAD_GPMI_RDY3__GPIO_0_23 | MUX_CONFIG_BOOT, /* TIVA0 */
  213. MX28_PAD_GPMI_WRN__GPIO_0_25 | MUX_CONFIG_BOOT, /* TIVA1 */
  214. };
  215. u32 mxs_dram_vals[] = {
  216. 0x00000000, 0x00000000, 0x00000000, 0x00000000,
  217. 0x00000000, 0x00000000, 0x00000000, 0x00000000,
  218. 0x00000000, 0x00000000, 0x00000000, 0x00000000,
  219. 0x00000000, 0x00000000, 0x00000000, 0x00000000,
  220. 0x00000000, 0x00000100, 0x00000000, 0x00000000,
  221. 0x00000000, 0x00000000, 0x00000000, 0x00000000,
  222. 0x00000000, 0x00000000, 0x00010101, 0x01010101,
  223. 0x000f0f01, 0x0f02010a, 0x00000000, 0x00010101,
  224. 0x00000100, 0x00000100, 0x00000000, 0x00000002,
  225. 0x01010000, 0x07080403, 0x07005303, 0x0b0000c8,
  226. 0x0200a0c1, 0x0002040c, 0x0038430a, 0x04290322,
  227. 0x02040203, 0x00c8002b, 0x00000000, 0x00000000,
  228. 0x00012100, 0xffff0303, 0x00012100, 0xffff0303,
  229. 0x00012100, 0xffff0303, 0x00012100, 0xffff0303,
  230. 0x00000003, 0x00000000, 0x00000000, 0x00000000,
  231. 0x00000000, 0x00000000, 0x00000000, 0x00000000,
  232. 0x00000000, 0x00000000, 0x00000612, 0x01000102,
  233. 0x06120612, 0x00000200, 0x00020007, 0xf4004a27,
  234. 0xf4004a27, 0xf4004a27, 0xf4004a27, 0x07400300,
  235. 0x07400300, 0x07400300, 0x07400300, 0x00000005,
  236. 0x00000000, 0x00000000, 0x01000000, 0x00000000,
  237. 0x00000001, 0x000f1133, 0x00000000, 0x00001f04,
  238. 0x00001f04, 0x00001f04, 0x00001f04, 0x00001f04,
  239. 0x00001f04, 0x00001f04, 0x00001f04, 0x00000000,
  240. 0x00000000, 0x00000000, 0x00000000, 0x00000000,
  241. 0x00000000, 0x00000000, 0x00000000, 0x00000000,
  242. 0x00000000, 0x00000000, 0x00000000, 0x00000000,
  243. 0x00000000, 0x00000000, 0x00000000, 0x00000000,
  244. 0x00000000, 0x00000000, 0x00000000, 0x00000000,
  245. 0x00000000, 0x00000000, 0x00000000, 0x00000000,
  246. 0x00000000, 0x00000000, 0x00000000, 0x00000000,
  247. 0x00000000, 0x00000000, 0x00000000, 0x00000000,
  248. 0x00000000, 0x00000000, 0x00000000, 0x00000000,
  249. 0x00000000, 0x00000000, 0x00000000, 0x00000000,
  250. 0x00000000, 0x00000000, 0x00000000, 0x00000000,
  251. 0x00000000, 0x00000000, 0x00000000, 0x00000000,
  252. 0x00000000, 0x00000000, 0x00000000, 0x00000000,
  253. 0x00000000, 0x00000000, 0x00000000, 0x00000000,
  254. 0x00000000, 0x00000000, 0x00000000, 0x00000000,
  255. 0x00000000, 0x00000000, 0x00000000, 0x00000000,
  256. 0x00000000, 0x00000000, 0x00010000, 0x00030404,
  257. 0x00000002, 0x00000000, 0x00000000, 0x00000000,
  258. 0x00000000, 0x00000000, 0x00000000, 0x01010000,
  259. 0x01000000, 0x03030000, 0x00010303, 0x01020202,
  260. 0x00000000, 0x02040101, 0x21002103, 0x00061200,
  261. 0x06120612, 0x00000642, 0x00000000, 0x00000004,
  262. 0x00000000, 0x00000080, 0x00000000, 0x00000000,
  263. 0x00000000, 0xffffffff
  264. };
  265. #ifndef CONFIG_SPL_FRAMEWORK
  266. void board_init_ll(const u32 arg, const uint32_t *resptr)
  267. {
  268. mxs_common_spl_init(arg, resptr, iomux_setup, ARRAY_SIZE(iomux_setup));
  269. }
  270. #else
  271. void lowlevel_init(void)
  272. {
  273. struct mxs_pinctrl_regs *pinctrl_regs =
  274. (struct mxs_pinctrl_regs *)MXS_PINCTRL_BASE;
  275. /* Set EMI drive strength */
  276. writel(0x00003fff, &pinctrl_regs->hw_pinctrl_emi_ds_ctrl_clr);
  277. writel(0x00002aaa, &pinctrl_regs->hw_pinctrl_emi_ds_ctrl_set);
  278. mxs_common_spl_init(0, NULL, iomux_setup, ARRAY_SIZE(iomux_setup));
  279. }
  280. #endif