| 123456789101112131415161718192021222324252627282930313233343536373839 |
- Linux on Spike RISC-V ISA simulator
- ===================================
- This configuration provides a minimal working setup to run a Linux
- kernel in the Spike RISC-V ISA simulator.
- The Spike ISA simulator can be an interresting alternative to Qemu, in
- some specific cases. For example: simulating new instructions (see [1]),
- simulating riscv-openocd/gdb debug sessions (see [2], [3]), or
- generating an accurate per-instruction log of execution (see
- riscv-isa-sim spike -l option)...
- To run Buildroot Linux in Spike, use the commands:
- make spike_riscv64_defconfig
- make
- ./board/spike/riscv64/start.sh
- The boot is made with the standard RISC-V OpenSBI boot loader. In
- order to keep the simulation simple, the rootfs is passed as an initrd
- ramfs.
- Note: at the time of this writing, Spike v1.1.0 and OpenSBI v1.0 does
- not support console input emulation for 32bit RISC-V systems. A 32bit
- Linux system can boot and reach the login, but it's not possible to
- login. See [4].
- [1].
- https://github.com/riscv-software-src/riscv-isa-sim/tree/v1.1.0#simulating-a-new-instruction
- [2].
- https://github.com/riscv-software-src/riscv-isa-sim/tree/v1.1.0#debugging-with-gdb
- [3].
- https://github.com/riscv/riscv-openocd
- [4].
- https://github.com/riscv-software-src/opensbi/blob/v1.0/lib/utils/sys/htif.c#L127
|
