freescale-l2cache.txt 1.8 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455
  1. Freescale L2 Cache Controller
  2. L2 cache is present in Freescale's QorIQ and QorIQ Qonverge platforms.
  3. The cache bindings explained below are Devicetree Specification compliant
  4. Required Properties:
  5. - compatible : Should include one of the following:
  6. "fsl,b4420-l2-cache-controller"
  7. "fsl,b4860-l2-cache-controller"
  8. "fsl,bsc9131-l2-cache-controller"
  9. "fsl,bsc9132-l2-cache-controller"
  10. "fsl,c293-l2-cache-controller"
  11. "fsl,mpc8536-l2-cache-controller"
  12. "fsl,mpc8540-l2-cache-controller"
  13. "fsl,mpc8541-l2-cache-controller"
  14. "fsl,mpc8544-l2-cache-controller"
  15. "fsl,mpc8548-l2-cache-controller"
  16. "fsl,mpc8555-l2-cache-controller"
  17. "fsl,mpc8560-l2-cache-controller"
  18. "fsl,mpc8568-l2-cache-controller"
  19. "fsl,mpc8569-l2-cache-controller"
  20. "fsl,mpc8572-l2-cache-controller"
  21. "fsl,p1010-l2-cache-controller"
  22. "fsl,p1011-l2-cache-controller"
  23. "fsl,p1012-l2-cache-controller"
  24. "fsl,p1013-l2-cache-controller"
  25. "fsl,p1014-l2-cache-controller"
  26. "fsl,p1015-l2-cache-controller"
  27. "fsl,p1016-l2-cache-controller"
  28. "fsl,p1020-l2-cache-controller"
  29. "fsl,p1021-l2-cache-controller"
  30. "fsl,p1022-l2-cache-controller"
  31. "fsl,p1023-l2-cache-controller"
  32. "fsl,p1024-l2-cache-controller"
  33. "fsl,p1025-l2-cache-controller"
  34. "fsl,p2010-l2-cache-controller"
  35. "fsl,p2020-l2-cache-controller"
  36. "fsl,t2080-l2-cache-controller"
  37. "fsl,t4240-l2-cache-controller"
  38. and "cache".
  39. - reg : Address and size of L2 cache controller registers
  40. - cache-size : Size of the entire L2 cache
  41. - interrupts : Error interrupt of L2 controller
  42. - cache-line-size : Size of L2 cache lines
  43. Example:
  44. L2: l2-cache-controller@20000 {
  45. compatible = "fsl,bsc9132-l2-cache-controller", "cache";
  46. reg = <0x20000 0x1000>;
  47. cache-line-size = <32>; // 32 bytes
  48. cache-size = <0x40000>; // L2,256K
  49. interrupts = <16 2 1 0>;
  50. };