sprd,sharkl3-dsi-host.yaml 1.8 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788
  1. # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
  2. %YAML 1.2
  3. ---
  4. $id: http://devicetree.org/schemas/display/sprd/sprd,sharkl3-dsi-host.yaml#
  5. $schema: http://devicetree.org/meta-schemas/core.yaml#
  6. title: Unisoc MIPI DSI Controller
  7. maintainers:
  8. - Kevin Tang <kevin.tang@unisoc.com>
  9. properties:
  10. compatible:
  11. const: sprd,sharkl3-dsi-host
  12. reg:
  13. maxItems: 1
  14. interrupts:
  15. maxItems: 2
  16. clocks:
  17. maxItems: 1
  18. clock-names:
  19. items:
  20. - const: clk_src_96m
  21. power-domains:
  22. maxItems: 1
  23. ports:
  24. type: object
  25. properties:
  26. "#address-cells":
  27. const: 1
  28. "#size-cells":
  29. const: 0
  30. port@0:
  31. type: object
  32. description:
  33. A port node with endpoint definitions as defined in
  34. Documentation/devicetree/bindings/media/video-interfaces.txt.
  35. That port should be the input endpoint, usually coming from
  36. the associated DPU.
  37. required:
  38. - "#address-cells"
  39. - "#size-cells"
  40. - port@0
  41. additionalProperties: false
  42. required:
  43. - compatible
  44. - reg
  45. - interrupts
  46. - clocks
  47. - clock-names
  48. - ports
  49. additionalProperties: false
  50. examples:
  51. - |
  52. #include <dt-bindings/interrupt-controller/arm-gic.h>
  53. #include <dt-bindings/clock/sprd,sc9860-clk.h>
  54. dsi: dsi@63100000 {
  55. compatible = "sprd,sharkl3-dsi-host";
  56. reg = <0x63100000 0x1000>;
  57. interrupts = <GIC_SPI 48 IRQ_TYPE_LEVEL_HIGH>,
  58. <GIC_SPI 49 IRQ_TYPE_LEVEL_HIGH>;
  59. clock-names = "clk_src_96m";
  60. clocks = <&pll CLK_TWPLL_96M>;
  61. ports {
  62. #address-cells = <1>;
  63. #size-cells = <0>;
  64. port@0 {
  65. reg = <0>;
  66. dsi_in: endpoint {
  67. remote-endpoint = <&dpu_out>;
  68. };
  69. };
  70. };
  71. };