xlnx,pr-decoupler.yaml 1.9 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667
  1. # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
  2. %YAML 1.2
  3. ---
  4. $id: http://devicetree.org/schemas/fpga/xlnx,pr-decoupler.yaml#
  5. $schema: http://devicetree.org/meta-schemas/core.yaml#
  6. title: Xilinx LogiCORE Partial Reconfig Decoupler/AXI shutdown manager Softcore
  7. maintainers:
  8. - Nava kishore Manne <nava.kishore.manne@amd.com>
  9. allOf:
  10. - $ref: fpga-bridge.yaml#
  11. description: |
  12. The Xilinx LogiCORE Partial Reconfig(PR) Decoupler manages one or more
  13. decouplers/fpga bridges. The controller can decouple/disable the bridges
  14. which prevents signal changes from passing through the bridge. The controller
  15. can also couple / enable the bridges which allows traffic to pass through the
  16. bridge normally.
  17. Xilinx LogiCORE Dynamic Function eXchange(DFX) AXI shutdown manager Softcore
  18. is compatible with the Xilinx LogiCORE pr-decoupler. The Dynamic Function
  19. eXchange AXI shutdown manager prevents AXI traffic from passing through the
  20. bridge. The controller safely handles AXI4MM and AXI4-Lite interfaces on a
  21. Reconfigurable Partition when it is undergoing dynamic reconfiguration,
  22. preventing the system deadlock that can occur if AXI transactions are
  23. interrupted by DFX.
  24. Please refer to fpga-region.txt and fpga-bridge.txt in this directory for
  25. common binding part and usage.
  26. properties:
  27. compatible:
  28. oneOf:
  29. - items:
  30. - const: xlnx,pr-decoupler-1.00
  31. - const: xlnx,pr-decoupler
  32. - items:
  33. - const: xlnx,dfx-axi-shutdown-manager-1.00
  34. - const: xlnx,dfx-axi-shutdown-manager
  35. reg:
  36. maxItems: 1
  37. clocks:
  38. maxItems: 1
  39. clock-names:
  40. items:
  41. - const: aclk
  42. required:
  43. - compatible
  44. - reg
  45. - clocks
  46. - clock-names
  47. unevaluatedProperties: false
  48. examples:
  49. - |
  50. fpga-bridge@100000450 {
  51. compatible = "xlnx,pr-decoupler-1.00", "xlnx,pr-decoupler";
  52. reg = <0x10000045 0x10>;
  53. clocks = <&clkc 15>;
  54. clock-names = "aclk";
  55. };
  56. ...