aspeed-gfx.txt 1.1 KB

1234567891011121314151617181920212223242526272829303132333435363738394041
  1. Device tree configuration for the GFX display device on the ASPEED SoCs
  2. Required properties:
  3. - compatible
  4. * Must be one of the following:
  5. + aspeed,ast2500-gfx
  6. + aspeed,ast2400-gfx
  7. * In addition, the ASPEED pinctrl bindings require the 'syscon' property to
  8. be present
  9. - reg: Physical base address and length of the GFX registers
  10. - interrupts: interrupt number for the GFX device
  11. - clocks: clock number used to generate the pixel clock
  12. - resets: reset line that must be released to use the GFX device
  13. - memory-region:
  14. Phandle to a memory region to allocate from, as defined in
  15. Documentation/devicetree/bindings/reserved-memory/reserved-memory.txt
  16. Example:
  17. gfx: display@1e6e6000 {
  18. compatible = "aspeed,ast2500-gfx", "syscon";
  19. reg = <0x1e6e6000 0x1000>;
  20. reg-io-width = <4>;
  21. clocks = <&syscon ASPEED_CLK_GATE_D1CLK>;
  22. resets = <&syscon ASPEED_RESET_CRT1>;
  23. interrupts = <0x19>;
  24. memory-region = <&gfx_memory>;
  25. };
  26. gfx_memory: framebuffer {
  27. size = <0x01000000>;
  28. alignment = <0x01000000>;
  29. compatible = "shared-dma-pool";
  30. reusable;
  31. };