renesas,riic.yaml 3.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121
  1. # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
  2. %YAML 1.2
  3. ---
  4. $id: http://devicetree.org/schemas/i2c/renesas,riic.yaml#
  5. $schema: http://devicetree.org/meta-schemas/core.yaml#
  6. title: Renesas RZ/A and RZ/G2L I2C Bus Interface (RIIC)
  7. maintainers:
  8. - Chris Brandt <chris.brandt@renesas.com>
  9. - Wolfram Sang <wsa+renesas@sang-engineering.com>
  10. allOf:
  11. - $ref: /schemas/i2c/i2c-controller.yaml#
  12. properties:
  13. compatible:
  14. oneOf:
  15. - items:
  16. - enum:
  17. - renesas,riic-r7s72100 # RZ/A1H
  18. - renesas,riic-r7s9210 # RZ/A2M
  19. - renesas,riic-r9a07g043 # RZ/G2UL and RZ/Five
  20. - renesas,riic-r9a07g044 # RZ/G2{L,LC}
  21. - renesas,riic-r9a07g054 # RZ/V2L
  22. - const: renesas,riic-rz # RZ/A or RZ/G2L
  23. - items:
  24. - const: renesas,riic-r9a08g045 # RZ/G3S
  25. - const: renesas,riic-r9a09g057 # RZ/V2H(P)
  26. - const: renesas,riic-r9a09g057 # RZ/V2H(P)
  27. reg:
  28. maxItems: 1
  29. interrupts:
  30. items:
  31. - description: Transmit End Interrupt
  32. - description: Receive Data Full Interrupt
  33. - description: Transmit Data Empty Interrupt
  34. - description: Stop Condition Detection Interrupt
  35. - description: Start Condition Detection Interrupt
  36. - description: NACK Reception Interrupt
  37. - description: Arbitration-Lost Interrupt
  38. - description: Timeout Interrupt
  39. interrupt-names:
  40. items:
  41. - const: tei
  42. - const: ri
  43. - const: ti
  44. - const: spi
  45. - const: sti
  46. - const: naki
  47. - const: ali
  48. - const: tmoi
  49. clock-frequency:
  50. description:
  51. Desired I2C bus clock frequency in Hz. The absence of this property
  52. indicates the default frequency 100 kHz.
  53. clocks:
  54. maxItems: 1
  55. power-domains:
  56. maxItems: 1
  57. resets:
  58. maxItems: 1
  59. required:
  60. - compatible
  61. - reg
  62. - interrupts
  63. - interrupt-names
  64. - clocks
  65. - clock-frequency
  66. - power-domains
  67. - '#address-cells'
  68. - '#size-cells'
  69. if:
  70. properties:
  71. compatible:
  72. contains:
  73. enum:
  74. - renesas,riic-r9a07g043
  75. - renesas,riic-r9a07g044
  76. - renesas,riic-r9a07g054
  77. then:
  78. required:
  79. - resets
  80. unevaluatedProperties: false
  81. examples:
  82. - |
  83. #include <dt-bindings/clock/r7s72100-clock.h>
  84. #include <dt-bindings/interrupt-controller/arm-gic.h>
  85. i2c0: i2c@fcfee000 {
  86. compatible = "renesas,riic-r7s72100", "renesas,riic-rz";
  87. reg = <0xfcfee000 0x44>;
  88. interrupts = <GIC_SPI 157 IRQ_TYPE_LEVEL_HIGH>,
  89. <GIC_SPI 158 IRQ_TYPE_EDGE_RISING>,
  90. <GIC_SPI 159 IRQ_TYPE_EDGE_RISING>,
  91. <GIC_SPI 160 IRQ_TYPE_LEVEL_HIGH>,
  92. <GIC_SPI 161 IRQ_TYPE_LEVEL_HIGH>,
  93. <GIC_SPI 162 IRQ_TYPE_LEVEL_HIGH>,
  94. <GIC_SPI 163 IRQ_TYPE_LEVEL_HIGH>,
  95. <GIC_SPI 164 IRQ_TYPE_LEVEL_HIGH>;
  96. interrupt-names = "tei", "ri", "ti", "spi", "sti", "naki", "ali",
  97. "tmoi";
  98. clocks = <&mstp9_clks R7S72100_CLK_I2C0>;
  99. clock-frequency = <100000>;
  100. power-domains = <&cpg_clocks>;
  101. #address-cells = <1>;
  102. #size-cells = <0>;
  103. };