mtk,adsp-mbox.yaml 1.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657
  1. # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
  2. %YAML 1.2
  3. ---
  4. $id: http://devicetree.org/schemas/mailbox/mtk,adsp-mbox.yaml#
  5. $schema: http://devicetree.org/meta-schemas/core.yaml#
  6. title: Mediatek ADSP mailbox
  7. maintainers:
  8. - Allen-KH Cheng <Allen-KH.Cheng@mediatek.com>
  9. description: |
  10. The MTK ADSP mailbox Inter-Processor Communication (IPC) enables the SoC
  11. to communicate with ADSP by passing messages through two mailbox channels.
  12. The MTK ADSP mailbox IPC also provides the ability for one processor to
  13. signal the other processor using interrupts.
  14. properties:
  15. compatible:
  16. oneOf:
  17. - enum:
  18. - mediatek,mt8186-adsp-mbox
  19. - mediatek,mt8195-adsp-mbox
  20. - items:
  21. - enum:
  22. - mediatek,mt8188-adsp-mbox
  23. - const: mediatek,mt8186-adsp-mbox
  24. "#mbox-cells":
  25. const: 0
  26. reg:
  27. maxItems: 1
  28. interrupts:
  29. maxItems: 1
  30. required:
  31. - compatible
  32. - "#mbox-cells"
  33. - reg
  34. - interrupts
  35. additionalProperties: false
  36. examples:
  37. - |
  38. #include <dt-bindings/interrupt-controller/arm-gic.h>
  39. #include <dt-bindings/interrupt-controller/irq.h>
  40. adsp_mailbox0:mailbox@10816000 {
  41. compatible = "mediatek,mt8195-adsp-mbox";
  42. #mbox-cells = <0>;
  43. reg = <0x10816000 0x1000>;
  44. interrupts = <GIC_SPI 702 IRQ_TYPE_LEVEL_HIGH 0>;
  45. };