qcom,ipq806x-usb-phy-hs.yaml 1.1 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556
  1. # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
  2. %YAML 1.2
  3. ---
  4. $id: http://devicetree.org/schemas/phy/qcom,ipq806x-usb-phy-hs.yaml#
  5. $schema: http://devicetree.org/meta-schemas/core.yaml#
  6. title: Qualcomm ipq806x usb DWC3 HS PHY CONTROLLER
  7. maintainers:
  8. - Ansuel Smith <ansuelsmth@gmail.com>
  9. description:
  10. DWC3 PHY nodes are defined to describe on-chip Synopsis Physical layer
  11. controllers used in ipq806x. Each DWC3 PHY controller should have its
  12. own node.
  13. properties:
  14. compatible:
  15. const: qcom,ipq806x-usb-phy-hs
  16. "#phy-cells":
  17. const: 0
  18. reg:
  19. maxItems: 1
  20. clocks:
  21. minItems: 1
  22. maxItems: 2
  23. clock-names:
  24. minItems: 1
  25. items:
  26. - const: ref
  27. - const: xo
  28. required:
  29. - compatible
  30. - "#phy-cells"
  31. - reg
  32. - clocks
  33. - clock-names
  34. additionalProperties: false
  35. examples:
  36. - |
  37. #include <dt-bindings/clock/qcom,gcc-ipq806x.h>
  38. hs_phy_0: phy@110f8800 {
  39. compatible = "qcom,ipq806x-usb-phy-hs";
  40. reg = <0x110f8800 0x30>;
  41. clocks = <&gcc USB30_0_UTMI_CLK>;
  42. clock-names = "ref";
  43. #phy-cells = <0>;
  44. };