qcom,ipq806x-usb-phy-ss.yaml 1.5 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374
  1. # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
  2. %YAML 1.2
  3. ---
  4. $id: http://devicetree.org/schemas/phy/qcom,ipq806x-usb-phy-ss.yaml#
  5. $schema: http://devicetree.org/meta-schemas/core.yaml#
  6. title: Qualcomm ipq806x usb DWC3 SS PHY CONTROLLER
  7. maintainers:
  8. - Ansuel Smith <ansuelsmth@gmail.com>
  9. description:
  10. DWC3 PHY nodes are defined to describe on-chip Synopsis Physical layer
  11. controllers used in ipq806x. Each DWC3 PHY controller should have its
  12. own node.
  13. properties:
  14. compatible:
  15. const: qcom,ipq806x-usb-phy-ss
  16. "#phy-cells":
  17. const: 0
  18. reg:
  19. maxItems: 1
  20. clocks:
  21. minItems: 1
  22. maxItems: 2
  23. clock-names:
  24. minItems: 1
  25. items:
  26. - const: ref
  27. - const: xo
  28. qcom,rx-eq:
  29. $ref: /schemas/types.yaml#/definitions/uint32
  30. description: Override value for rx_eq.
  31. default: 4
  32. maximum: 7
  33. qcom,tx-deamp-3_5db:
  34. $ref: /schemas/types.yaml#/definitions/uint32
  35. description: Override value for transmit preemphasis.
  36. default: 23
  37. maximum: 63
  38. qcom,mpll:
  39. $ref: /schemas/types.yaml#/definitions/uint32
  40. description: Override value for mpll.
  41. default: 0
  42. maximum: 7
  43. required:
  44. - compatible
  45. - "#phy-cells"
  46. - reg
  47. - clocks
  48. - clock-names
  49. additionalProperties: false
  50. examples:
  51. - |
  52. #include <dt-bindings/clock/qcom,gcc-ipq806x.h>
  53. ss_phy_0: phy@110f8830 {
  54. compatible = "qcom,ipq806x-usb-phy-ss";
  55. reg = <0x110f8830 0x30>;
  56. clocks = <&gcc USB30_0_MASTER_CLK>;
  57. clock-names = "ref";
  58. #phy-cells = <0>;
  59. };