mediatek,timer.yaml 2.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384
  1. # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
  2. %YAML 1.2
  3. ---
  4. $id: http://devicetree.org/schemas/timer/mediatek,timer.yaml#
  5. $schema: http://devicetree.org/meta-schemas/core.yaml#
  6. title: MediaTek SoC timers
  7. maintainers:
  8. - Matthias Brugger <matthias.bgg@gmail.com>
  9. description:
  10. MediaTek SoCs have different timers on different platforms,
  11. CPUX (ARM/ARM64 System Timer), GPT (General Purpose Timer)
  12. and SYST (System Timer).
  13. properties:
  14. compatible:
  15. oneOf:
  16. - items:
  17. - enum:
  18. - mediatek,mt6577-timer
  19. - mediatek,mt6765-timer
  20. - mediatek,mt6795-systimer
  21. # GPT Timers
  22. - items:
  23. - enum:
  24. - mediatek,mt2701-timer
  25. - mediatek,mt6580-timer
  26. - mediatek,mt6582-timer
  27. - mediatek,mt6589-timer
  28. - mediatek,mt7623-timer
  29. - mediatek,mt8127-timer
  30. - mediatek,mt8135-timer
  31. - mediatek,mt8173-timer
  32. - mediatek,mt8516-timer
  33. - const: mediatek,mt6577-timer
  34. # SYST Timers
  35. - items:
  36. - enum:
  37. - mediatek,mt7629-timer
  38. - mediatek,mt8183-timer
  39. - mediatek,mt8186-timer
  40. - mediatek,mt8188-timer
  41. - mediatek,mt8192-timer
  42. - mediatek,mt8195-timer
  43. - mediatek,mt8365-systimer
  44. - const: mediatek,mt6765-timer
  45. reg:
  46. maxItems: 1
  47. interrupts:
  48. maxItems: 1
  49. clocks:
  50. minItems: 1
  51. items:
  52. - description: Timer clock
  53. - description: RTC or bus clock
  54. clock-names:
  55. minItems: 1
  56. maxItems: 2
  57. required:
  58. - compatible
  59. - reg
  60. - interrupts
  61. - clocks
  62. additionalProperties: false
  63. examples:
  64. - |
  65. #include <dt-bindings/interrupt-controller/irq.h>
  66. #include <dt-bindings/interrupt-controller/arm-gic.h>
  67. timer@10008000 {
  68. compatible = "mediatek,mt6577-timer";
  69. reg = <0x10008000 0x80>;
  70. interrupts = <GIC_SPI 113 IRQ_TYPE_LEVEL_LOW>;
  71. clocks = <&system_clk>;
  72. };