irqs.h 6.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188
  1. /*
  2. * DaVinci interrupt controller definitions
  3. *
  4. * Copyright (C) 2006 Texas Instruments.
  5. *
  6. * This program is free software; you can redistribute it and/or modify it
  7. * under the terms of the GNU General Public License as published by the
  8. * Free Software Foundation; either version 2 of the License, or (at your
  9. * option) any later version.
  10. *
  11. * THIS SOFTWARE IS PROVIDED ``AS IS'' AND ANY EXPRESS OR IMPLIED
  12. * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  13. * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN
  14. * NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
  15. * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
  16. * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF
  17. * USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
  18. * ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
  19. * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
  20. * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  21. *
  22. * You should have received a copy of the GNU General Public License along
  23. * with this program; if not, write to the Free Software Foundation, Inc.,
  24. * 675 Mass Ave, Cambridge, MA 02139, USA.
  25. *
  26. */
  27. #ifndef __ASM_ARCH_IRQS_H
  28. #define __ASM_ARCH_IRQS_H
  29. /* DA8XX interrupts */
  30. #define IRQ_DA8XX_COMMTX 0
  31. #define IRQ_DA8XX_COMMRX 1
  32. #define IRQ_DA8XX_NINT 2
  33. #define IRQ_DA8XX_EVTOUT0 3
  34. #define IRQ_DA8XX_EVTOUT1 4
  35. #define IRQ_DA8XX_EVTOUT2 5
  36. #define IRQ_DA8XX_EVTOUT3 6
  37. #define IRQ_DA8XX_EVTOUT4 7
  38. #define IRQ_DA8XX_EVTOUT5 8
  39. #define IRQ_DA8XX_EVTOUT6 9
  40. #define IRQ_DA8XX_EVTOUT7 10
  41. #define IRQ_DA8XX_CCINT0 11
  42. #define IRQ_DA8XX_CCERRINT 12
  43. #define IRQ_DA8XX_TCERRINT0 13
  44. #define IRQ_DA8XX_AEMIFINT 14
  45. #define IRQ_DA8XX_I2CINT0 15
  46. #define IRQ_DA8XX_MMCSDINT0 16
  47. #define IRQ_DA8XX_MMCSDINT1 17
  48. #define IRQ_DA8XX_ALLINT0 18
  49. #define IRQ_DA8XX_RTC 19
  50. #define IRQ_DA8XX_SPINT0 20
  51. #define IRQ_DA8XX_TINT12_0 21
  52. #define IRQ_DA8XX_TINT34_0 22
  53. #define IRQ_DA8XX_TINT12_1 23
  54. #define IRQ_DA8XX_TINT34_1 24
  55. #define IRQ_DA8XX_UARTINT0 25
  56. #define IRQ_DA8XX_KEYMGRINT 26
  57. #define IRQ_DA8XX_SECINT 26
  58. #define IRQ_DA8XX_SECKEYERR 26
  59. #define IRQ_DA8XX_CHIPINT0 28
  60. #define IRQ_DA8XX_CHIPINT1 29
  61. #define IRQ_DA8XX_CHIPINT2 30
  62. #define IRQ_DA8XX_CHIPINT3 31
  63. #define IRQ_DA8XX_TCERRINT1 32
  64. #define IRQ_DA8XX_C0_RX_THRESH_PULSE 33
  65. #define IRQ_DA8XX_C0_RX_PULSE 34
  66. #define IRQ_DA8XX_C0_TX_PULSE 35
  67. #define IRQ_DA8XX_C0_MISC_PULSE 36
  68. #define IRQ_DA8XX_C1_RX_THRESH_PULSE 37
  69. #define IRQ_DA8XX_C1_RX_PULSE 38
  70. #define IRQ_DA8XX_C1_TX_PULSE 39
  71. #define IRQ_DA8XX_C1_MISC_PULSE 40
  72. #define IRQ_DA8XX_MEMERR 41
  73. #define IRQ_DA8XX_GPIO0 42
  74. #define IRQ_DA8XX_GPIO1 43
  75. #define IRQ_DA8XX_GPIO2 44
  76. #define IRQ_DA8XX_GPIO3 45
  77. #define IRQ_DA8XX_GPIO4 46
  78. #define IRQ_DA8XX_GPIO5 47
  79. #define IRQ_DA8XX_GPIO6 48
  80. #define IRQ_DA8XX_GPIO7 49
  81. #define IRQ_DA8XX_GPIO8 50
  82. #define IRQ_DA8XX_I2CINT1 51
  83. #define IRQ_DA8XX_LCDINT 52
  84. #define IRQ_DA8XX_UARTINT1 53
  85. #define IRQ_DA8XX_MCASPINT 54
  86. #define IRQ_DA8XX_ALLINT1 55
  87. #define IRQ_DA8XX_SPINT1 56
  88. #define IRQ_DA8XX_UHPI_INT1 57
  89. #define IRQ_DA8XX_USB_INT 58
  90. #define IRQ_DA8XX_IRQN 59
  91. #define IRQ_DA8XX_RWAKEUP 60
  92. #define IRQ_DA8XX_UARTINT2 61
  93. #define IRQ_DA8XX_DFTSSINT 62
  94. #define IRQ_DA8XX_EHRPWM0 63
  95. #define IRQ_DA8XX_EHRPWM0TZ 64
  96. #define IRQ_DA8XX_EHRPWM1 65
  97. #define IRQ_DA8XX_EHRPWM1TZ 66
  98. #define IRQ_DA8XX_ECAP0 69
  99. #define IRQ_DA8XX_ECAP1 70
  100. #define IRQ_DA8XX_ECAP2 71
  101. #define IRQ_DA8XX_ARMCLKSTOPREQ 90
  102. /* DA830 specific interrupts */
  103. #define IRQ_DA830_MPUERR 27
  104. #define IRQ_DA830_IOPUERR 27
  105. #define IRQ_DA830_BOOTCFGERR 27
  106. #define IRQ_DA830_EHRPWM2 67
  107. #define IRQ_DA830_EHRPWM2TZ 68
  108. #define IRQ_DA830_EQEP0 72
  109. #define IRQ_DA830_EQEP1 73
  110. #define IRQ_DA830_T12CMPINT0_0 74
  111. #define IRQ_DA830_T12CMPINT1_0 75
  112. #define IRQ_DA830_T12CMPINT2_0 76
  113. #define IRQ_DA830_T12CMPINT3_0 77
  114. #define IRQ_DA830_T12CMPINT4_0 78
  115. #define IRQ_DA830_T12CMPINT5_0 79
  116. #define IRQ_DA830_T12CMPINT6_0 80
  117. #define IRQ_DA830_T12CMPINT7_0 81
  118. #define IRQ_DA830_T12CMPINT0_1 82
  119. #define IRQ_DA830_T12CMPINT1_1 83
  120. #define IRQ_DA830_T12CMPINT2_1 84
  121. #define IRQ_DA830_T12CMPINT3_1 85
  122. #define IRQ_DA830_T12CMPINT4_1 86
  123. #define IRQ_DA830_T12CMPINT5_1 87
  124. #define IRQ_DA830_T12CMPINT6_1 88
  125. #define IRQ_DA830_T12CMPINT7_1 89
  126. #define DA830_N_CP_INTC_IRQ 96
  127. /* DA850 speicific interrupts */
  128. #define IRQ_DA850_MPUADDRERR0 27
  129. #define IRQ_DA850_MPUPROTERR0 27
  130. #define IRQ_DA850_IOPUADDRERR0 27
  131. #define IRQ_DA850_IOPUPROTERR0 27
  132. #define IRQ_DA850_IOPUADDRERR1 27
  133. #define IRQ_DA850_IOPUPROTERR1 27
  134. #define IRQ_DA850_IOPUADDRERR2 27
  135. #define IRQ_DA850_IOPUPROTERR2 27
  136. #define IRQ_DA850_BOOTCFG_ADDR_ERR 27
  137. #define IRQ_DA850_BOOTCFG_PROT_ERR 27
  138. #define IRQ_DA850_MPUADDRERR1 27
  139. #define IRQ_DA850_MPUPROTERR1 27
  140. #define IRQ_DA850_IOPUADDRERR3 27
  141. #define IRQ_DA850_IOPUPROTERR3 27
  142. #define IRQ_DA850_IOPUADDRERR4 27
  143. #define IRQ_DA850_IOPUPROTERR4 27
  144. #define IRQ_DA850_IOPUADDRERR5 27
  145. #define IRQ_DA850_IOPUPROTERR5 27
  146. #define IRQ_DA850_MIOPU_BOOTCFG_ERR 27
  147. #define IRQ_DA850_SATAINT 67
  148. #define IRQ_DA850_TINT12_2 68
  149. #define IRQ_DA850_TINT34_2 68
  150. #define IRQ_DA850_TINTALL_2 68
  151. #define IRQ_DA850_MMCSDINT0_1 72
  152. #define IRQ_DA850_MMCSDINT1_1 73
  153. #define IRQ_DA850_T12CMPINT0_2 74
  154. #define IRQ_DA850_T12CMPINT1_2 75
  155. #define IRQ_DA850_T12CMPINT2_2 76
  156. #define IRQ_DA850_T12CMPINT3_2 77
  157. #define IRQ_DA850_T12CMPINT4_2 78
  158. #define IRQ_DA850_T12CMPINT5_2 79
  159. #define IRQ_DA850_T12CMPINT6_2 80
  160. #define IRQ_DA850_T12CMPINT7_2 81
  161. #define IRQ_DA850_T12CMPINT0_3 82
  162. #define IRQ_DA850_T12CMPINT1_3 83
  163. #define IRQ_DA850_T12CMPINT2_3 84
  164. #define IRQ_DA850_T12CMPINT3_3 85
  165. #define IRQ_DA850_T12CMPINT4_3 86
  166. #define IRQ_DA850_T12CMPINT5_3 87
  167. #define IRQ_DA850_T12CMPINT6_3 88
  168. #define IRQ_DA850_T12CMPINT7_3 89
  169. #define IRQ_DA850_RPIINT 91
  170. #define IRQ_DA850_VPIFINT 92
  171. #define IRQ_DA850_CCINT1 93
  172. #define IRQ_DA850_CCERRINT1 94
  173. #define IRQ_DA850_TCERRINT2 95
  174. #define IRQ_DA850_TINT12_3 96
  175. #define IRQ_DA850_TINT34_3 96
  176. #define IRQ_DA850_TINTALL_3 96
  177. #define IRQ_DA850_MCBSP0RINT 97
  178. #define IRQ_DA850_MCBSP0XINT 98
  179. #define IRQ_DA850_MCBSP1RINT 99
  180. #define IRQ_DA850_MCBSP1XINT 100
  181. #define DA850_N_CP_INTC_IRQ 101
  182. #endif /* __ASM_ARCH_IRQS_H */