sharkl64.dtsi 1.3 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364
  1. // SPDX-License-Identifier: (GPL-2.0-only OR MIT)
  2. /*
  3. * Spreadtrum Sharkl64 platform DTS file
  4. *
  5. * Copyright (C) 2014, Spreadtrum Communications Inc.
  6. */
  7. / {
  8. interrupt-parent = <&gic>;
  9. #address-cells = <2>;
  10. #size-cells = <2>;
  11. soc {
  12. compatible = "simple-bus";
  13. #address-cells = <2>;
  14. #size-cells = <2>;
  15. ranges;
  16. ap-apb {
  17. compatible = "simple-bus";
  18. #address-cells = <2>;
  19. #size-cells = <2>;
  20. ranges;
  21. uart0: serial@70000000 {
  22. compatible = "sprd,sc9836-uart";
  23. reg = <0 0x70000000 0 0x100>;
  24. interrupts = <0 2 0xf04>;
  25. clocks = <&clk26mhz>;
  26. status = "disabled";
  27. };
  28. uart1: serial@70100000 {
  29. compatible = "sprd,sc9836-uart";
  30. reg = <0 0x70100000 0 0x100>;
  31. interrupts = <0 3 0xf04>;
  32. clocks = <&clk26mhz>;
  33. status = "disabled";
  34. };
  35. uart2: serial@70200000 {
  36. compatible = "sprd,sc9836-uart";
  37. reg = <0 0x70200000 0 0x100>;
  38. interrupts = <0 4 0xf04>;
  39. clocks = <&clk26mhz>;
  40. status = "disabled";
  41. };
  42. uart3: serial@70300000 {
  43. compatible = "sprd,sc9836-uart";
  44. reg = <0 0x70300000 0 0x100>;
  45. interrupts = <0 5 0xf04>;
  46. clocks = <&clk26mhz>;
  47. status = "disabled";
  48. };
  49. };
  50. };
  51. clk26mhz: clk26mhz {
  52. compatible = "fixed-clock";
  53. #clock-cells = <0>;
  54. clock-frequency = <26000000>;
  55. };
  56. };