cpu_specs_book3s_64.h 17 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530
  1. /* SPDX-License-Identifier: GPL-2.0-or-later */
  2. /*
  3. * Copyright (C) 2001 Ben. Herrenschmidt (benh@kernel.crashing.org)
  4. *
  5. * Modifications for ppc64:
  6. * Copyright (C) 2003 Dave Engebretsen <engebret@us.ibm.com>
  7. */
  8. /* NOTE:
  9. * Unlike ppc32, ppc64 will only call cpu_setup() for the boot CPU, it's
  10. * the responsibility of the appropriate CPU save/restore functions to
  11. * eventually copy these settings over. Those save/restore aren't yet
  12. * part of the cputable though. That has to be fixed for both ppc32
  13. * and ppc64
  14. */
  15. #define COMMON_USER_PPC64 (PPC_FEATURE_32 | PPC_FEATURE_HAS_FPU | \
  16. PPC_FEATURE_HAS_MMU | PPC_FEATURE_64)
  17. #define COMMON_USER_POWER4 (COMMON_USER_PPC64 | PPC_FEATURE_POWER4)
  18. #define COMMON_USER_POWER5 (COMMON_USER_PPC64 | PPC_FEATURE_POWER5 |\
  19. PPC_FEATURE_SMT | PPC_FEATURE_ICACHE_SNOOP)
  20. #define COMMON_USER_POWER5_PLUS (COMMON_USER_PPC64 | PPC_FEATURE_POWER5_PLUS|\
  21. PPC_FEATURE_SMT | PPC_FEATURE_ICACHE_SNOOP)
  22. #define COMMON_USER_POWER6 (COMMON_USER_PPC64 | PPC_FEATURE_ARCH_2_05 |\
  23. PPC_FEATURE_SMT | PPC_FEATURE_ICACHE_SNOOP | \
  24. PPC_FEATURE_TRUE_LE | \
  25. PPC_FEATURE_PSERIES_PERFMON_COMPAT)
  26. #define COMMON_USER_POWER7 (COMMON_USER_PPC64 | PPC_FEATURE_ARCH_2_06 |\
  27. PPC_FEATURE_SMT | PPC_FEATURE_ICACHE_SNOOP | \
  28. PPC_FEATURE_TRUE_LE | \
  29. PPC_FEATURE_PSERIES_PERFMON_COMPAT)
  30. #define COMMON_USER2_POWER7 (PPC_FEATURE2_DSCR)
  31. #define COMMON_USER_POWER8 (COMMON_USER_PPC64 | PPC_FEATURE_ARCH_2_06 |\
  32. PPC_FEATURE_SMT | PPC_FEATURE_ICACHE_SNOOP | \
  33. PPC_FEATURE_TRUE_LE | \
  34. PPC_FEATURE_PSERIES_PERFMON_COMPAT)
  35. #define COMMON_USER2_POWER8 (PPC_FEATURE2_ARCH_2_07 | \
  36. PPC_FEATURE2_HTM_COMP | \
  37. PPC_FEATURE2_HTM_NOSC_COMP | \
  38. PPC_FEATURE2_DSCR | \
  39. PPC_FEATURE2_ISEL | PPC_FEATURE2_TAR | \
  40. PPC_FEATURE2_VEC_CRYPTO)
  41. #define COMMON_USER_PA6T (COMMON_USER_PPC64 | PPC_FEATURE_PA6T |\
  42. PPC_FEATURE_TRUE_LE | \
  43. PPC_FEATURE_HAS_ALTIVEC_COMP)
  44. #define COMMON_USER_POWER9 COMMON_USER_POWER8
  45. #define COMMON_USER2_POWER9 (COMMON_USER2_POWER8 | \
  46. PPC_FEATURE2_ARCH_3_00 | \
  47. PPC_FEATURE2_HAS_IEEE128 | \
  48. PPC_FEATURE2_DARN | \
  49. PPC_FEATURE2_SCV)
  50. #define COMMON_USER_POWER10 COMMON_USER_POWER9
  51. #define COMMON_USER2_POWER10 (PPC_FEATURE2_ARCH_3_1 | \
  52. PPC_FEATURE2_MMA | \
  53. PPC_FEATURE2_ARCH_3_00 | \
  54. PPC_FEATURE2_HAS_IEEE128 | \
  55. PPC_FEATURE2_DARN | \
  56. PPC_FEATURE2_SCV | \
  57. PPC_FEATURE2_ARCH_2_07 | \
  58. PPC_FEATURE2_DSCR | \
  59. PPC_FEATURE2_ISEL | PPC_FEATURE2_TAR | \
  60. PPC_FEATURE2_VEC_CRYPTO)
  61. #define COMMON_USER_POWER11 COMMON_USER_POWER10
  62. #define COMMON_USER2_POWER11 COMMON_USER2_POWER10
  63. static struct cpu_spec cpu_specs[] __initdata = {
  64. { /* PPC970 */
  65. .pvr_mask = 0xffff0000,
  66. .pvr_value = 0x00390000,
  67. .cpu_name = "PPC970",
  68. .cpu_features = CPU_FTRS_PPC970,
  69. .cpu_user_features = COMMON_USER_POWER4 | PPC_FEATURE_HAS_ALTIVEC_COMP,
  70. .mmu_features = MMU_FTRS_PPC970,
  71. .icache_bsize = 128,
  72. .dcache_bsize = 128,
  73. .num_pmcs = 8,
  74. .pmc_type = PPC_PMC_IBM,
  75. .cpu_setup = __setup_cpu_ppc970,
  76. .cpu_restore = __restore_cpu_ppc970,
  77. .platform = "ppc970",
  78. },
  79. { /* PPC970FX */
  80. .pvr_mask = 0xffff0000,
  81. .pvr_value = 0x003c0000,
  82. .cpu_name = "PPC970FX",
  83. .cpu_features = CPU_FTRS_PPC970,
  84. .cpu_user_features = COMMON_USER_POWER4 | PPC_FEATURE_HAS_ALTIVEC_COMP,
  85. .mmu_features = MMU_FTRS_PPC970,
  86. .icache_bsize = 128,
  87. .dcache_bsize = 128,
  88. .num_pmcs = 8,
  89. .pmc_type = PPC_PMC_IBM,
  90. .cpu_setup = __setup_cpu_ppc970,
  91. .cpu_restore = __restore_cpu_ppc970,
  92. .platform = "ppc970",
  93. },
  94. { /* PPC970MP DD1.0 - no DEEPNAP, use regular 970 init */
  95. .pvr_mask = 0xffffffff,
  96. .pvr_value = 0x00440100,
  97. .cpu_name = "PPC970MP",
  98. .cpu_features = CPU_FTRS_PPC970,
  99. .cpu_user_features = COMMON_USER_POWER4 | PPC_FEATURE_HAS_ALTIVEC_COMP,
  100. .mmu_features = MMU_FTRS_PPC970,
  101. .icache_bsize = 128,
  102. .dcache_bsize = 128,
  103. .num_pmcs = 8,
  104. .pmc_type = PPC_PMC_IBM,
  105. .cpu_setup = __setup_cpu_ppc970,
  106. .cpu_restore = __restore_cpu_ppc970,
  107. .platform = "ppc970",
  108. },
  109. { /* PPC970MP */
  110. .pvr_mask = 0xffff0000,
  111. .pvr_value = 0x00440000,
  112. .cpu_name = "PPC970MP",
  113. .cpu_features = CPU_FTRS_PPC970,
  114. .cpu_user_features = COMMON_USER_POWER4 | PPC_FEATURE_HAS_ALTIVEC_COMP,
  115. .mmu_features = MMU_FTRS_PPC970,
  116. .icache_bsize = 128,
  117. .dcache_bsize = 128,
  118. .num_pmcs = 8,
  119. .pmc_type = PPC_PMC_IBM,
  120. .cpu_setup = __setup_cpu_ppc970MP,
  121. .cpu_restore = __restore_cpu_ppc970,
  122. .platform = "ppc970",
  123. },
  124. { /* PPC970GX */
  125. .pvr_mask = 0xffff0000,
  126. .pvr_value = 0x00450000,
  127. .cpu_name = "PPC970GX",
  128. .cpu_features = CPU_FTRS_PPC970,
  129. .cpu_user_features = COMMON_USER_POWER4 | PPC_FEATURE_HAS_ALTIVEC_COMP,
  130. .mmu_features = MMU_FTRS_PPC970,
  131. .icache_bsize = 128,
  132. .dcache_bsize = 128,
  133. .num_pmcs = 8,
  134. .pmc_type = PPC_PMC_IBM,
  135. .cpu_setup = __setup_cpu_ppc970,
  136. .platform = "ppc970",
  137. },
  138. { /* Power5 GR */
  139. .pvr_mask = 0xffff0000,
  140. .pvr_value = 0x003a0000,
  141. .cpu_name = "POWER5 (gr)",
  142. .cpu_features = CPU_FTRS_POWER5,
  143. .cpu_user_features = COMMON_USER_POWER5,
  144. .mmu_features = MMU_FTRS_POWER5,
  145. .icache_bsize = 128,
  146. .dcache_bsize = 128,
  147. .num_pmcs = 6,
  148. .pmc_type = PPC_PMC_IBM,
  149. .platform = "power5",
  150. },
  151. { /* Power5++ */
  152. .pvr_mask = 0xffffff00,
  153. .pvr_value = 0x003b0300,
  154. .cpu_name = "POWER5+ (gs)",
  155. .cpu_features = CPU_FTRS_POWER5,
  156. .cpu_user_features = COMMON_USER_POWER5_PLUS,
  157. .mmu_features = MMU_FTRS_POWER5,
  158. .icache_bsize = 128,
  159. .dcache_bsize = 128,
  160. .num_pmcs = 6,
  161. .platform = "power5+",
  162. },
  163. { /* Power5 GS */
  164. .pvr_mask = 0xffff0000,
  165. .pvr_value = 0x003b0000,
  166. .cpu_name = "POWER5+ (gs)",
  167. .cpu_features = CPU_FTRS_POWER5,
  168. .cpu_user_features = COMMON_USER_POWER5_PLUS,
  169. .mmu_features = MMU_FTRS_POWER5,
  170. .icache_bsize = 128,
  171. .dcache_bsize = 128,
  172. .num_pmcs = 6,
  173. .pmc_type = PPC_PMC_IBM,
  174. .platform = "power5+",
  175. },
  176. { /* POWER6 in P5+ mode; 2.04-compliant processor */
  177. .pvr_mask = 0xffffffff,
  178. .pvr_value = 0x0f000001,
  179. .cpu_name = "POWER5+",
  180. .cpu_features = CPU_FTRS_POWER5,
  181. .cpu_user_features = COMMON_USER_POWER5_PLUS,
  182. .mmu_features = MMU_FTRS_POWER5,
  183. .icache_bsize = 128,
  184. .dcache_bsize = 128,
  185. .platform = "power5+",
  186. },
  187. { /* Power6 */
  188. .pvr_mask = 0xffff0000,
  189. .pvr_value = 0x003e0000,
  190. .cpu_name = "POWER6 (raw)",
  191. .cpu_features = CPU_FTRS_POWER6,
  192. .cpu_user_features = COMMON_USER_POWER6 | PPC_FEATURE_POWER6_EXT,
  193. .mmu_features = MMU_FTRS_POWER6,
  194. .icache_bsize = 128,
  195. .dcache_bsize = 128,
  196. .num_pmcs = 6,
  197. .pmc_type = PPC_PMC_IBM,
  198. .platform = "power6x",
  199. },
  200. { /* 2.05-compliant processor, i.e. Power6 "architected" mode */
  201. .pvr_mask = 0xffffffff,
  202. .pvr_value = 0x0f000002,
  203. .cpu_name = "POWER6 (architected)",
  204. .cpu_features = CPU_FTRS_POWER6,
  205. .cpu_user_features = COMMON_USER_POWER6,
  206. .mmu_features = MMU_FTRS_POWER6,
  207. .icache_bsize = 128,
  208. .dcache_bsize = 128,
  209. .platform = "power6",
  210. },
  211. { /* 2.06-compliant processor, i.e. Power7 "architected" mode */
  212. .pvr_mask = 0xffffffff,
  213. .pvr_value = 0x0f000003,
  214. .cpu_name = "POWER7 (architected)",
  215. .cpu_features = CPU_FTRS_POWER7,
  216. .cpu_user_features = COMMON_USER_POWER7,
  217. .cpu_user_features2 = COMMON_USER2_POWER7,
  218. .mmu_features = MMU_FTRS_POWER7,
  219. .icache_bsize = 128,
  220. .dcache_bsize = 128,
  221. .cpu_setup = __setup_cpu_power7,
  222. .cpu_restore = __restore_cpu_power7,
  223. .machine_check_early = __machine_check_early_realmode_p7,
  224. .platform = "power7",
  225. },
  226. { /* 2.07-compliant processor, i.e. Power8 "architected" mode */
  227. .pvr_mask = 0xffffffff,
  228. .pvr_value = 0x0f000004,
  229. .cpu_name = "POWER8 (architected)",
  230. .cpu_features = CPU_FTRS_POWER8,
  231. .cpu_user_features = COMMON_USER_POWER8,
  232. .cpu_user_features2 = COMMON_USER2_POWER8,
  233. .mmu_features = MMU_FTRS_POWER8,
  234. .icache_bsize = 128,
  235. .dcache_bsize = 128,
  236. .cpu_setup = __setup_cpu_power8,
  237. .cpu_restore = __restore_cpu_power8,
  238. .machine_check_early = __machine_check_early_realmode_p8,
  239. .platform = "power8",
  240. },
  241. { /* 2.07-compliant processor, HeXin C2000 processor */
  242. .pvr_mask = 0xffff0000,
  243. .pvr_value = 0x00660000,
  244. .cpu_name = "HX-C2000",
  245. .cpu_features = CPU_FTRS_POWER8,
  246. .cpu_user_features = COMMON_USER_POWER8,
  247. .cpu_user_features2 = COMMON_USER2_POWER8,
  248. .mmu_features = MMU_FTRS_POWER8,
  249. .icache_bsize = 128,
  250. .dcache_bsize = 128,
  251. .cpu_setup = __setup_cpu_power8,
  252. .cpu_restore = __restore_cpu_power8,
  253. .machine_check_early = __machine_check_early_realmode_p8,
  254. .platform = "power8",
  255. },
  256. { /* 3.00-compliant processor, i.e. Power9 "architected" mode */
  257. .pvr_mask = 0xffffffff,
  258. .pvr_value = 0x0f000005,
  259. .cpu_name = "POWER9 (architected)",
  260. .cpu_features = CPU_FTRS_POWER9,
  261. .cpu_user_features = COMMON_USER_POWER9,
  262. .cpu_user_features2 = COMMON_USER2_POWER9,
  263. .mmu_features = MMU_FTRS_POWER9,
  264. .icache_bsize = 128,
  265. .dcache_bsize = 128,
  266. .cpu_setup = __setup_cpu_power9,
  267. .cpu_restore = __restore_cpu_power9,
  268. .platform = "power9",
  269. },
  270. { /* 3.1-compliant processor, i.e. Power10 "architected" mode */
  271. .pvr_mask = 0xffffffff,
  272. .pvr_value = 0x0f000006,
  273. .cpu_name = "POWER10 (architected)",
  274. .cpu_features = CPU_FTRS_POWER10,
  275. .cpu_user_features = COMMON_USER_POWER10,
  276. .cpu_user_features2 = COMMON_USER2_POWER10,
  277. .mmu_features = MMU_FTRS_POWER10,
  278. .icache_bsize = 128,
  279. .dcache_bsize = 128,
  280. .cpu_setup = __setup_cpu_power10,
  281. .cpu_restore = __restore_cpu_power10,
  282. .platform = "power10",
  283. },
  284. { /* 3.1-compliant processor, i.e. Power11 "architected" mode */
  285. .pvr_mask = 0xffffffff,
  286. .pvr_value = 0x0f000007,
  287. .cpu_name = "Power11 (architected)",
  288. .cpu_features = CPU_FTRS_POWER11,
  289. .cpu_user_features = COMMON_USER_POWER11,
  290. .cpu_user_features2 = COMMON_USER2_POWER11,
  291. .mmu_features = MMU_FTRS_POWER11,
  292. .icache_bsize = 128,
  293. .dcache_bsize = 128,
  294. .cpu_setup = __setup_cpu_power10,
  295. .cpu_restore = __restore_cpu_power10,
  296. .platform = "power11",
  297. },
  298. { /* Power7 */
  299. .pvr_mask = 0xffff0000,
  300. .pvr_value = 0x003f0000,
  301. .cpu_name = "POWER7 (raw)",
  302. .cpu_features = CPU_FTRS_POWER7,
  303. .cpu_user_features = COMMON_USER_POWER7,
  304. .cpu_user_features2 = COMMON_USER2_POWER7,
  305. .mmu_features = MMU_FTRS_POWER7,
  306. .icache_bsize = 128,
  307. .dcache_bsize = 128,
  308. .num_pmcs = 6,
  309. .pmc_type = PPC_PMC_IBM,
  310. .cpu_setup = __setup_cpu_power7,
  311. .cpu_restore = __restore_cpu_power7,
  312. .machine_check_early = __machine_check_early_realmode_p7,
  313. .platform = "power7",
  314. },
  315. { /* Power7+ */
  316. .pvr_mask = 0xffff0000,
  317. .pvr_value = 0x004A0000,
  318. .cpu_name = "POWER7+ (raw)",
  319. .cpu_features = CPU_FTRS_POWER7,
  320. .cpu_user_features = COMMON_USER_POWER7,
  321. .cpu_user_features2 = COMMON_USER2_POWER7,
  322. .mmu_features = MMU_FTRS_POWER7,
  323. .icache_bsize = 128,
  324. .dcache_bsize = 128,
  325. .num_pmcs = 6,
  326. .pmc_type = PPC_PMC_IBM,
  327. .cpu_setup = __setup_cpu_power7,
  328. .cpu_restore = __restore_cpu_power7,
  329. .machine_check_early = __machine_check_early_realmode_p7,
  330. .platform = "power7+",
  331. },
  332. { /* Power8E */
  333. .pvr_mask = 0xffff0000,
  334. .pvr_value = 0x004b0000,
  335. .cpu_name = "POWER8E (raw)",
  336. .cpu_features = CPU_FTRS_POWER8E,
  337. .cpu_user_features = COMMON_USER_POWER8,
  338. .cpu_user_features2 = COMMON_USER2_POWER8,
  339. .mmu_features = MMU_FTRS_POWER8,
  340. .icache_bsize = 128,
  341. .dcache_bsize = 128,
  342. .num_pmcs = 6,
  343. .pmc_type = PPC_PMC_IBM,
  344. .cpu_setup = __setup_cpu_power8,
  345. .cpu_restore = __restore_cpu_power8,
  346. .machine_check_early = __machine_check_early_realmode_p8,
  347. .platform = "power8",
  348. },
  349. { /* Power8NVL */
  350. .pvr_mask = 0xffff0000,
  351. .pvr_value = 0x004c0000,
  352. .cpu_name = "POWER8NVL (raw)",
  353. .cpu_features = CPU_FTRS_POWER8,
  354. .cpu_user_features = COMMON_USER_POWER8,
  355. .cpu_user_features2 = COMMON_USER2_POWER8,
  356. .mmu_features = MMU_FTRS_POWER8,
  357. .icache_bsize = 128,
  358. .dcache_bsize = 128,
  359. .num_pmcs = 6,
  360. .pmc_type = PPC_PMC_IBM,
  361. .cpu_setup = __setup_cpu_power8,
  362. .cpu_restore = __restore_cpu_power8,
  363. .machine_check_early = __machine_check_early_realmode_p8,
  364. .platform = "power8",
  365. },
  366. { /* Power8 */
  367. .pvr_mask = 0xffff0000,
  368. .pvr_value = 0x004d0000,
  369. .cpu_name = "POWER8 (raw)",
  370. .cpu_features = CPU_FTRS_POWER8,
  371. .cpu_user_features = COMMON_USER_POWER8,
  372. .cpu_user_features2 = COMMON_USER2_POWER8,
  373. .mmu_features = MMU_FTRS_POWER8,
  374. .icache_bsize = 128,
  375. .dcache_bsize = 128,
  376. .num_pmcs = 6,
  377. .pmc_type = PPC_PMC_IBM,
  378. .cpu_setup = __setup_cpu_power8,
  379. .cpu_restore = __restore_cpu_power8,
  380. .machine_check_early = __machine_check_early_realmode_p8,
  381. .platform = "power8",
  382. },
  383. { /* Power9 DD2.0 */
  384. .pvr_mask = 0xffffefff,
  385. .pvr_value = 0x004e0200,
  386. .cpu_name = "POWER9 (raw)",
  387. .cpu_features = CPU_FTRS_POWER9_DD2_0,
  388. .cpu_user_features = COMMON_USER_POWER9,
  389. .cpu_user_features2 = COMMON_USER2_POWER9,
  390. .mmu_features = MMU_FTRS_POWER9,
  391. .icache_bsize = 128,
  392. .dcache_bsize = 128,
  393. .num_pmcs = 6,
  394. .pmc_type = PPC_PMC_IBM,
  395. .cpu_setup = __setup_cpu_power9,
  396. .cpu_restore = __restore_cpu_power9,
  397. .machine_check_early = __machine_check_early_realmode_p9,
  398. .platform = "power9",
  399. },
  400. { /* Power9 DD 2.1 */
  401. .pvr_mask = 0xffffefff,
  402. .pvr_value = 0x004e0201,
  403. .cpu_name = "POWER9 (raw)",
  404. .cpu_features = CPU_FTRS_POWER9_DD2_1,
  405. .cpu_user_features = COMMON_USER_POWER9,
  406. .cpu_user_features2 = COMMON_USER2_POWER9,
  407. .mmu_features = MMU_FTRS_POWER9,
  408. .icache_bsize = 128,
  409. .dcache_bsize = 128,
  410. .num_pmcs = 6,
  411. .pmc_type = PPC_PMC_IBM,
  412. .cpu_setup = __setup_cpu_power9,
  413. .cpu_restore = __restore_cpu_power9,
  414. .machine_check_early = __machine_check_early_realmode_p9,
  415. .platform = "power9",
  416. },
  417. { /* Power9 DD2.2 */
  418. .pvr_mask = 0xffffefff,
  419. .pvr_value = 0x004e0202,
  420. .cpu_name = "POWER9 (raw)",
  421. .cpu_features = CPU_FTRS_POWER9_DD2_2,
  422. .cpu_user_features = COMMON_USER_POWER9,
  423. .cpu_user_features2 = COMMON_USER2_POWER9,
  424. .mmu_features = MMU_FTRS_POWER9,
  425. .icache_bsize = 128,
  426. .dcache_bsize = 128,
  427. .num_pmcs = 6,
  428. .pmc_type = PPC_PMC_IBM,
  429. .cpu_setup = __setup_cpu_power9,
  430. .cpu_restore = __restore_cpu_power9,
  431. .machine_check_early = __machine_check_early_realmode_p9,
  432. .platform = "power9",
  433. },
  434. { /* Power9 DD2.3 or later */
  435. .pvr_mask = 0xffff0000,
  436. .pvr_value = 0x004e0000,
  437. .cpu_name = "POWER9 (raw)",
  438. .cpu_features = CPU_FTRS_POWER9_DD2_3,
  439. .cpu_user_features = COMMON_USER_POWER9,
  440. .cpu_user_features2 = COMMON_USER2_POWER9,
  441. .mmu_features = MMU_FTRS_POWER9,
  442. .icache_bsize = 128,
  443. .dcache_bsize = 128,
  444. .num_pmcs = 6,
  445. .pmc_type = PPC_PMC_IBM,
  446. .cpu_setup = __setup_cpu_power9,
  447. .cpu_restore = __restore_cpu_power9,
  448. .machine_check_early = __machine_check_early_realmode_p9,
  449. .platform = "power9",
  450. },
  451. { /* Power10 */
  452. .pvr_mask = 0xffff0000,
  453. .pvr_value = 0x00800000,
  454. .cpu_name = "POWER10 (raw)",
  455. .cpu_features = CPU_FTRS_POWER10,
  456. .cpu_user_features = COMMON_USER_POWER10,
  457. .cpu_user_features2 = COMMON_USER2_POWER10,
  458. .mmu_features = MMU_FTRS_POWER10,
  459. .icache_bsize = 128,
  460. .dcache_bsize = 128,
  461. .num_pmcs = 6,
  462. .pmc_type = PPC_PMC_IBM,
  463. .cpu_setup = __setup_cpu_power10,
  464. .cpu_restore = __restore_cpu_power10,
  465. .machine_check_early = __machine_check_early_realmode_p10,
  466. .platform = "power10",
  467. },
  468. { /* Power11 */
  469. .pvr_mask = 0xffff0000,
  470. .pvr_value = 0x00820000,
  471. .cpu_name = "Power11 (raw)",
  472. .cpu_features = CPU_FTRS_POWER11,
  473. .cpu_user_features = COMMON_USER_POWER11,
  474. .cpu_user_features2 = COMMON_USER2_POWER11,
  475. .mmu_features = MMU_FTRS_POWER11,
  476. .icache_bsize = 128,
  477. .dcache_bsize = 128,
  478. .num_pmcs = 6,
  479. .pmc_type = PPC_PMC_IBM,
  480. .cpu_setup = __setup_cpu_power10,
  481. .cpu_restore = __restore_cpu_power10,
  482. .machine_check_early = __machine_check_early_realmode_p10,
  483. .platform = "power11",
  484. },
  485. { /* Cell Broadband Engine */
  486. .pvr_mask = 0xffff0000,
  487. .pvr_value = 0x00700000,
  488. .cpu_name = "Cell Broadband Engine",
  489. .cpu_features = CPU_FTRS_CELL,
  490. .cpu_user_features = COMMON_USER_PPC64 | PPC_FEATURE_CELL |
  491. PPC_FEATURE_HAS_ALTIVEC_COMP | PPC_FEATURE_SMT,
  492. .mmu_features = MMU_FTRS_CELL,
  493. .icache_bsize = 128,
  494. .dcache_bsize = 128,
  495. .num_pmcs = 4,
  496. .pmc_type = PPC_PMC_IBM,
  497. .platform = "ppc-cell-be",
  498. },
  499. { /* PA Semi PA6T */
  500. .pvr_mask = 0x7fff0000,
  501. .pvr_value = 0x00900000,
  502. .cpu_name = "PA6T",
  503. .cpu_features = CPU_FTRS_PA6T,
  504. .cpu_user_features = COMMON_USER_PA6T,
  505. .mmu_features = MMU_FTRS_PA6T,
  506. .icache_bsize = 64,
  507. .dcache_bsize = 64,
  508. .num_pmcs = 6,
  509. .pmc_type = PPC_PMC_PA6T,
  510. .cpu_setup = __setup_cpu_pa6t,
  511. .cpu_restore = __restore_cpu_pa6t,
  512. .platform = "pa6t",
  513. },
  514. { /* default match */
  515. .pvr_mask = 0x00000000,
  516. .pvr_value = 0x00000000,
  517. .cpu_name = "POWER5 (compatible)",
  518. .cpu_features = CPU_FTRS_COMPATIBLE,
  519. .cpu_user_features = COMMON_USER_PPC64,
  520. .mmu_features = MMU_FTRS_POWER,
  521. .icache_bsize = 128,
  522. .dcache_bsize = 128,
  523. .num_pmcs = 6,
  524. .pmc_type = PPC_PMC_IBM,
  525. .platform = "power5",
  526. }
  527. };