btnxpuart.c 43 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601
  1. // SPDX-License-Identifier: GPL-2.0-or-later
  2. /*
  3. * NXP Bluetooth driver
  4. * Copyright 2023 NXP
  5. */
  6. #include <linux/module.h>
  7. #include <linux/kernel.h>
  8. #include <linux/serdev.h>
  9. #include <linux/of.h>
  10. #include <linux/skbuff.h>
  11. #include <linux/unaligned.h>
  12. #include <linux/firmware.h>
  13. #include <linux/string.h>
  14. #include <linux/crc8.h>
  15. #include <linux/crc32.h>
  16. #include <linux/string_helpers.h>
  17. #include <net/bluetooth/bluetooth.h>
  18. #include <net/bluetooth/hci_core.h>
  19. #include "h4_recv.h"
  20. #define MANUFACTURER_NXP 37
  21. #define BTNXPUART_TX_STATE_ACTIVE 1
  22. #define BTNXPUART_FW_DOWNLOADING 2
  23. #define BTNXPUART_CHECK_BOOT_SIGNATURE 3
  24. #define BTNXPUART_SERDEV_OPEN 4
  25. #define BTNXPUART_IR_IN_PROGRESS 5
  26. #define BTNXPUART_FW_DOWNLOAD_ABORT 6
  27. /* NXP HW err codes */
  28. #define BTNXPUART_IR_HW_ERR 0xb0
  29. #define FIRMWARE_W8987 "uart8987_bt_v0.bin"
  30. #define FIRMWARE_W8987_OLD "uartuart8987_bt.bin"
  31. #define FIRMWARE_W8997 "uart8997_bt_v4.bin"
  32. #define FIRMWARE_W8997_OLD "uartuart8997_bt_v4.bin"
  33. #define FIRMWARE_W9098 "uart9098_bt_v1.bin"
  34. #define FIRMWARE_W9098_OLD "uartuart9098_bt_v1.bin"
  35. #define FIRMWARE_IW416 "uartiw416_bt_v0.bin"
  36. #define FIRMWARE_IW612 "uartspi_n61x_v1.bin.se"
  37. #define FIRMWARE_IW615 "uartspi_iw610_v0.bin"
  38. #define FIRMWARE_SECURE_IW615 "uartspi_iw610_v0.bin.se"
  39. #define FIRMWARE_IW624 "uartiw624_bt.bin"
  40. #define FIRMWARE_SECURE_IW624 "uartiw624_bt.bin.se"
  41. #define FIRMWARE_AW693 "uartaw693_bt.bin"
  42. #define FIRMWARE_SECURE_AW693 "uartaw693_bt.bin.se"
  43. #define FIRMWARE_AW693_A1 "uartaw693_bt_v1.bin"
  44. #define FIRMWARE_SECURE_AW693_A1 "uartaw693_bt_v1.bin.se"
  45. #define FIRMWARE_HELPER "helper_uart_3000000.bin"
  46. #define CHIP_ID_W9098 0x5c03
  47. #define CHIP_ID_IW416 0x7201
  48. #define CHIP_ID_IW612 0x7601
  49. #define CHIP_ID_IW624a 0x8000
  50. #define CHIP_ID_IW624c 0x8001
  51. #define CHIP_ID_AW693a0 0x8200
  52. #define CHIP_ID_AW693a1 0x8201
  53. #define CHIP_ID_IW615a0 0x8800
  54. #define CHIP_ID_IW615a1 0x8801
  55. #define FW_SECURE_MASK 0xc0
  56. #define FW_OPEN 0x00
  57. #define FW_AUTH_ILLEGAL 0x40
  58. #define FW_AUTH_PLAIN 0x80
  59. #define FW_AUTH_ENC 0xc0
  60. #define HCI_NXP_PRI_BAUDRATE 115200
  61. #define HCI_NXP_SEC_BAUDRATE 3000000
  62. #define MAX_FW_FILE_NAME_LEN 50
  63. /* Default ps timeout period in milliseconds */
  64. #define PS_DEFAULT_TIMEOUT_PERIOD_MS 2000
  65. /* wakeup methods */
  66. #define WAKEUP_METHOD_DTR 0
  67. #define WAKEUP_METHOD_BREAK 1
  68. #define WAKEUP_METHOD_EXT_BREAK 2
  69. #define WAKEUP_METHOD_RTS 3
  70. #define WAKEUP_METHOD_INVALID 0xff
  71. /* power save mode status */
  72. #define PS_MODE_DISABLE 0
  73. #define PS_MODE_ENABLE 1
  74. /* Power Save Commands to ps_work_func */
  75. #define PS_CMD_EXIT_PS 1
  76. #define PS_CMD_ENTER_PS 2
  77. /* power save state */
  78. #define PS_STATE_AWAKE 0
  79. #define PS_STATE_SLEEP 1
  80. /* Bluetooth vendor command : Sleep mode */
  81. #define HCI_NXP_AUTO_SLEEP_MODE 0xfc23
  82. /* Bluetooth vendor command : Wakeup method */
  83. #define HCI_NXP_WAKEUP_METHOD 0xfc53
  84. /* Bluetooth vendor command : Set operational baudrate */
  85. #define HCI_NXP_SET_OPER_SPEED 0xfc09
  86. /* Bluetooth vendor command: Independent Reset */
  87. #define HCI_NXP_IND_RESET 0xfcfc
  88. /* Bluetooth Power State : Vendor cmd params */
  89. #define BT_PS_ENABLE 0x02
  90. #define BT_PS_DISABLE 0x03
  91. /* Bluetooth Host Wakeup Methods */
  92. #define BT_HOST_WAKEUP_METHOD_NONE 0x00
  93. #define BT_HOST_WAKEUP_METHOD_DTR 0x01
  94. #define BT_HOST_WAKEUP_METHOD_BREAK 0x02
  95. #define BT_HOST_WAKEUP_METHOD_GPIO 0x03
  96. /* Bluetooth Chip Wakeup Methods */
  97. #define BT_CTRL_WAKEUP_METHOD_DSR 0x00
  98. #define BT_CTRL_WAKEUP_METHOD_BREAK 0x01
  99. #define BT_CTRL_WAKEUP_METHOD_GPIO 0x02
  100. #define BT_CTRL_WAKEUP_METHOD_EXT_BREAK 0x04
  101. #define BT_CTRL_WAKEUP_METHOD_RTS 0x05
  102. struct ps_data {
  103. u8 target_ps_mode; /* ps mode to be set */
  104. u8 cur_psmode; /* current ps_mode */
  105. u8 ps_state; /* controller's power save state */
  106. u8 ps_cmd;
  107. u8 h2c_wakeupmode;
  108. u8 cur_h2c_wakeupmode;
  109. u8 c2h_wakeupmode;
  110. u8 c2h_wakeup_gpio;
  111. u8 h2c_wakeup_gpio;
  112. bool driver_sent_cmd;
  113. u16 h2c_ps_interval;
  114. u16 c2h_ps_interval;
  115. struct hci_dev *hdev;
  116. struct work_struct work;
  117. struct timer_list ps_timer;
  118. struct mutex ps_lock;
  119. };
  120. struct wakeup_cmd_payload {
  121. u8 c2h_wakeupmode;
  122. u8 c2h_wakeup_gpio;
  123. u8 h2c_wakeupmode;
  124. u8 h2c_wakeup_gpio;
  125. } __packed;
  126. struct psmode_cmd_payload {
  127. u8 ps_cmd;
  128. __le16 c2h_ps_interval;
  129. } __packed;
  130. struct btnxpuart_data {
  131. const char *helper_fw_name;
  132. const char *fw_name;
  133. const char *fw_name_old;
  134. };
  135. struct btnxpuart_dev {
  136. struct hci_dev *hdev;
  137. struct serdev_device *serdev;
  138. struct work_struct tx_work;
  139. unsigned long tx_state;
  140. struct sk_buff_head txq;
  141. struct sk_buff *rx_skb;
  142. const struct firmware *fw;
  143. u8 fw_name[MAX_FW_FILE_NAME_LEN];
  144. u32 fw_dnld_v1_offset;
  145. u32 fw_v1_sent_bytes;
  146. u32 fw_dnld_v3_offset;
  147. u32 fw_v3_offset_correction;
  148. u32 fw_v1_expected_len;
  149. u32 boot_reg_offset;
  150. wait_queue_head_t fw_dnld_done_wait_q;
  151. wait_queue_head_t check_boot_sign_wait_q;
  152. u32 new_baudrate;
  153. u32 current_baudrate;
  154. u32 fw_init_baudrate;
  155. bool timeout_changed;
  156. bool baudrate_changed;
  157. bool helper_downloaded;
  158. struct ps_data psdata;
  159. struct btnxpuart_data *nxp_data;
  160. };
  161. #define NXP_V1_FW_REQ_PKT 0xa5
  162. #define NXP_V1_CHIP_VER_PKT 0xaa
  163. #define NXP_V3_FW_REQ_PKT 0xa7
  164. #define NXP_V3_CHIP_VER_PKT 0xab
  165. #define NXP_ACK_V1 0x5a
  166. #define NXP_NAK_V1 0xbf
  167. #define NXP_ACK_V3 0x7a
  168. #define NXP_NAK_V3 0x7b
  169. #define NXP_CRC_ERROR_V3 0x7c
  170. /* Bootloader signature error codes */
  171. #define NXP_ACK_RX_TIMEOUT 0x0002 /* ACK not received from host */
  172. #define NXP_HDR_RX_TIMEOUT 0x0003 /* FW Header chunk not received */
  173. #define NXP_DATA_RX_TIMEOUT 0x0004 /* FW Data chunk not received */
  174. #define HDR_LEN 16
  175. #define NXP_RECV_CHIP_VER_V1 \
  176. .type = NXP_V1_CHIP_VER_PKT, \
  177. .hlen = 4, \
  178. .loff = 0, \
  179. .lsize = 0, \
  180. .maxlen = 4
  181. #define NXP_RECV_FW_REQ_V1 \
  182. .type = NXP_V1_FW_REQ_PKT, \
  183. .hlen = 4, \
  184. .loff = 0, \
  185. .lsize = 0, \
  186. .maxlen = 4
  187. #define NXP_RECV_CHIP_VER_V3 \
  188. .type = NXP_V3_CHIP_VER_PKT, \
  189. .hlen = 4, \
  190. .loff = 0, \
  191. .lsize = 0, \
  192. .maxlen = 4
  193. #define NXP_RECV_FW_REQ_V3 \
  194. .type = NXP_V3_FW_REQ_PKT, \
  195. .hlen = 9, \
  196. .loff = 0, \
  197. .lsize = 0, \
  198. .maxlen = 9
  199. struct v1_data_req {
  200. __le16 len;
  201. __le16 len_comp;
  202. } __packed;
  203. struct v1_start_ind {
  204. __le16 chip_id;
  205. __le16 chip_id_comp;
  206. } __packed;
  207. struct v3_data_req {
  208. __le16 len;
  209. __le32 offset;
  210. __le16 error;
  211. u8 crc;
  212. } __packed;
  213. struct v3_start_ind {
  214. __le16 chip_id;
  215. u8 loader_ver;
  216. u8 crc;
  217. } __packed;
  218. /* UART register addresses of BT chip */
  219. #define CLKDIVADDR 0x7f00008f
  220. #define UARTDIVADDR 0x7f000090
  221. #define UARTMCRADDR 0x7f000091
  222. #define UARTREINITADDR 0x7f000092
  223. #define UARTICRADDR 0x7f000093
  224. #define UARTFCRADDR 0x7f000094
  225. #define MCR 0x00000022
  226. #define INIT 0x00000001
  227. #define ICR 0x000000c7
  228. #define FCR 0x000000c7
  229. #define POLYNOMIAL8 0x07
  230. struct uart_reg {
  231. __le32 address;
  232. __le32 value;
  233. } __packed;
  234. struct uart_config {
  235. struct uart_reg clkdiv;
  236. struct uart_reg uartdiv;
  237. struct uart_reg mcr;
  238. struct uart_reg re_init;
  239. struct uart_reg icr;
  240. struct uart_reg fcr;
  241. __be32 crc;
  242. } __packed;
  243. struct nxp_bootloader_cmd {
  244. __le32 header;
  245. __le32 arg;
  246. __le32 payload_len;
  247. __be32 crc;
  248. } __packed;
  249. struct nxp_v3_rx_timeout_nak {
  250. u8 nak;
  251. __le32 offset;
  252. u8 crc;
  253. } __packed;
  254. union nxp_v3_rx_timeout_nak_u {
  255. struct nxp_v3_rx_timeout_nak pkt;
  256. u8 buf[6];
  257. };
  258. static u8 crc8_table[CRC8_TABLE_SIZE];
  259. /* Default configurations */
  260. #define DEFAULT_H2C_WAKEUP_MODE WAKEUP_METHOD_BREAK
  261. #define DEFAULT_PS_MODE PS_MODE_ENABLE
  262. #define FW_INIT_BAUDRATE HCI_NXP_PRI_BAUDRATE
  263. static struct sk_buff *nxp_drv_send_cmd(struct hci_dev *hdev, u16 opcode,
  264. u32 plen,
  265. void *param)
  266. {
  267. struct btnxpuart_dev *nxpdev = hci_get_drvdata(hdev);
  268. struct ps_data *psdata = &nxpdev->psdata;
  269. struct sk_buff *skb;
  270. /* set flag to prevent nxp_enqueue from parsing values from this command and
  271. * calling hci_cmd_sync_queue() again.
  272. */
  273. psdata->driver_sent_cmd = true;
  274. skb = __hci_cmd_sync(hdev, opcode, plen, param, HCI_CMD_TIMEOUT);
  275. psdata->driver_sent_cmd = false;
  276. return skb;
  277. }
  278. static void btnxpuart_tx_wakeup(struct btnxpuart_dev *nxpdev)
  279. {
  280. if (schedule_work(&nxpdev->tx_work))
  281. set_bit(BTNXPUART_TX_STATE_ACTIVE, &nxpdev->tx_state);
  282. }
  283. /* NXP Power Save Feature */
  284. static void ps_start_timer(struct btnxpuart_dev *nxpdev)
  285. {
  286. struct ps_data *psdata = &nxpdev->psdata;
  287. if (!psdata)
  288. return;
  289. if (psdata->cur_psmode == PS_MODE_ENABLE)
  290. mod_timer(&psdata->ps_timer, jiffies + msecs_to_jiffies(psdata->h2c_ps_interval));
  291. if (psdata->ps_state == PS_STATE_AWAKE && psdata->ps_cmd == PS_CMD_ENTER_PS)
  292. cancel_work_sync(&psdata->work);
  293. }
  294. static void ps_cancel_timer(struct btnxpuart_dev *nxpdev)
  295. {
  296. struct ps_data *psdata = &nxpdev->psdata;
  297. flush_work(&psdata->work);
  298. timer_shutdown_sync(&psdata->ps_timer);
  299. }
  300. static void ps_control(struct hci_dev *hdev, u8 ps_state)
  301. {
  302. struct btnxpuart_dev *nxpdev = hci_get_drvdata(hdev);
  303. struct ps_data *psdata = &nxpdev->psdata;
  304. int status;
  305. if (psdata->ps_state == ps_state ||
  306. !test_bit(BTNXPUART_SERDEV_OPEN, &nxpdev->tx_state))
  307. return;
  308. mutex_lock(&psdata->ps_lock);
  309. switch (psdata->cur_h2c_wakeupmode) {
  310. case WAKEUP_METHOD_DTR:
  311. if (ps_state == PS_STATE_AWAKE)
  312. status = serdev_device_set_tiocm(nxpdev->serdev, TIOCM_DTR, 0);
  313. else
  314. status = serdev_device_set_tiocm(nxpdev->serdev, 0, TIOCM_DTR);
  315. break;
  316. case WAKEUP_METHOD_BREAK:
  317. default:
  318. if (ps_state == PS_STATE_AWAKE)
  319. status = serdev_device_break_ctl(nxpdev->serdev, 0);
  320. else
  321. status = serdev_device_break_ctl(nxpdev->serdev, -1);
  322. msleep(20); /* Allow chip to detect UART-break and enter sleep */
  323. bt_dev_dbg(hdev, "Set UART break: %s, status=%d",
  324. str_on_off(ps_state == PS_STATE_SLEEP), status);
  325. break;
  326. }
  327. if (!status)
  328. psdata->ps_state = ps_state;
  329. mutex_unlock(&psdata->ps_lock);
  330. if (ps_state == PS_STATE_AWAKE)
  331. btnxpuart_tx_wakeup(nxpdev);
  332. }
  333. static void ps_work_func(struct work_struct *work)
  334. {
  335. struct ps_data *data = container_of(work, struct ps_data, work);
  336. if (data->ps_cmd == PS_CMD_ENTER_PS && data->cur_psmode == PS_MODE_ENABLE)
  337. ps_control(data->hdev, PS_STATE_SLEEP);
  338. else if (data->ps_cmd == PS_CMD_EXIT_PS)
  339. ps_control(data->hdev, PS_STATE_AWAKE);
  340. }
  341. static void ps_timeout_func(struct timer_list *t)
  342. {
  343. struct ps_data *data = from_timer(data, t, ps_timer);
  344. struct hci_dev *hdev = data->hdev;
  345. struct btnxpuart_dev *nxpdev = hci_get_drvdata(hdev);
  346. if (test_bit(BTNXPUART_TX_STATE_ACTIVE, &nxpdev->tx_state)) {
  347. ps_start_timer(nxpdev);
  348. } else {
  349. data->ps_cmd = PS_CMD_ENTER_PS;
  350. schedule_work(&data->work);
  351. }
  352. }
  353. static void ps_setup(struct hci_dev *hdev)
  354. {
  355. struct btnxpuart_dev *nxpdev = hci_get_drvdata(hdev);
  356. struct ps_data *psdata = &nxpdev->psdata;
  357. psdata->hdev = hdev;
  358. INIT_WORK(&psdata->work, ps_work_func);
  359. mutex_init(&psdata->ps_lock);
  360. timer_setup(&psdata->ps_timer, ps_timeout_func, 0);
  361. }
  362. static bool ps_wakeup(struct btnxpuart_dev *nxpdev)
  363. {
  364. struct ps_data *psdata = &nxpdev->psdata;
  365. u8 ps_state;
  366. mutex_lock(&psdata->ps_lock);
  367. ps_state = psdata->ps_state;
  368. mutex_unlock(&psdata->ps_lock);
  369. if (ps_state != PS_STATE_AWAKE) {
  370. psdata->ps_cmd = PS_CMD_EXIT_PS;
  371. schedule_work(&psdata->work);
  372. return true;
  373. }
  374. return false;
  375. }
  376. static void ps_cleanup(struct btnxpuart_dev *nxpdev)
  377. {
  378. struct ps_data *psdata = &nxpdev->psdata;
  379. u8 ps_state;
  380. mutex_lock(&psdata->ps_lock);
  381. ps_state = psdata->ps_state;
  382. mutex_unlock(&psdata->ps_lock);
  383. if (ps_state != PS_STATE_AWAKE)
  384. ps_control(psdata->hdev, PS_STATE_AWAKE);
  385. ps_cancel_timer(nxpdev);
  386. cancel_work_sync(&psdata->work);
  387. mutex_destroy(&psdata->ps_lock);
  388. }
  389. static int send_ps_cmd(struct hci_dev *hdev, void *data)
  390. {
  391. struct btnxpuart_dev *nxpdev = hci_get_drvdata(hdev);
  392. struct ps_data *psdata = &nxpdev->psdata;
  393. struct psmode_cmd_payload pcmd;
  394. struct sk_buff *skb;
  395. u8 *status;
  396. if (psdata->target_ps_mode == PS_MODE_ENABLE)
  397. pcmd.ps_cmd = BT_PS_ENABLE;
  398. else
  399. pcmd.ps_cmd = BT_PS_DISABLE;
  400. pcmd.c2h_ps_interval = __cpu_to_le16(psdata->c2h_ps_interval);
  401. skb = nxp_drv_send_cmd(hdev, HCI_NXP_AUTO_SLEEP_MODE, sizeof(pcmd), &pcmd);
  402. if (IS_ERR(skb)) {
  403. bt_dev_err(hdev, "Setting Power Save mode failed (%ld)", PTR_ERR(skb));
  404. return PTR_ERR(skb);
  405. }
  406. status = skb_pull_data(skb, 1);
  407. if (status) {
  408. if (!*status)
  409. psdata->cur_psmode = psdata->target_ps_mode;
  410. else
  411. psdata->target_ps_mode = psdata->cur_psmode;
  412. if (psdata->cur_psmode == PS_MODE_ENABLE)
  413. ps_start_timer(nxpdev);
  414. else
  415. ps_wakeup(nxpdev);
  416. bt_dev_dbg(hdev, "Power Save mode response: status=%d, ps_mode=%d",
  417. *status, psdata->cur_psmode);
  418. }
  419. kfree_skb(skb);
  420. return 0;
  421. }
  422. static int send_wakeup_method_cmd(struct hci_dev *hdev, void *data)
  423. {
  424. struct btnxpuart_dev *nxpdev = hci_get_drvdata(hdev);
  425. struct ps_data *psdata = &nxpdev->psdata;
  426. struct wakeup_cmd_payload pcmd;
  427. struct sk_buff *skb;
  428. u8 *status;
  429. pcmd.c2h_wakeupmode = psdata->c2h_wakeupmode;
  430. pcmd.c2h_wakeup_gpio = psdata->c2h_wakeup_gpio;
  431. switch (psdata->h2c_wakeupmode) {
  432. case WAKEUP_METHOD_DTR:
  433. pcmd.h2c_wakeupmode = BT_CTRL_WAKEUP_METHOD_DSR;
  434. break;
  435. case WAKEUP_METHOD_BREAK:
  436. default:
  437. pcmd.h2c_wakeupmode = BT_CTRL_WAKEUP_METHOD_BREAK;
  438. break;
  439. }
  440. pcmd.h2c_wakeup_gpio = 0xff;
  441. skb = nxp_drv_send_cmd(hdev, HCI_NXP_WAKEUP_METHOD, sizeof(pcmd), &pcmd);
  442. if (IS_ERR(skb)) {
  443. bt_dev_err(hdev, "Setting wake-up method failed (%ld)", PTR_ERR(skb));
  444. return PTR_ERR(skb);
  445. }
  446. status = skb_pull_data(skb, 1);
  447. if (status) {
  448. if (*status == 0)
  449. psdata->cur_h2c_wakeupmode = psdata->h2c_wakeupmode;
  450. else
  451. psdata->h2c_wakeupmode = psdata->cur_h2c_wakeupmode;
  452. bt_dev_dbg(hdev, "Set Wakeup Method response: status=%d, h2c_wakeupmode=%d",
  453. *status, psdata->cur_h2c_wakeupmode);
  454. }
  455. kfree_skb(skb);
  456. return 0;
  457. }
  458. static void ps_init(struct hci_dev *hdev)
  459. {
  460. struct btnxpuart_dev *nxpdev = hci_get_drvdata(hdev);
  461. struct ps_data *psdata = &nxpdev->psdata;
  462. serdev_device_set_tiocm(nxpdev->serdev, 0, TIOCM_RTS);
  463. usleep_range(5000, 10000);
  464. serdev_device_set_tiocm(nxpdev->serdev, TIOCM_RTS, 0);
  465. usleep_range(5000, 10000);
  466. psdata->ps_state = PS_STATE_AWAKE;
  467. psdata->c2h_wakeupmode = BT_HOST_WAKEUP_METHOD_NONE;
  468. psdata->c2h_wakeup_gpio = 0xff;
  469. psdata->cur_h2c_wakeupmode = WAKEUP_METHOD_INVALID;
  470. psdata->h2c_ps_interval = PS_DEFAULT_TIMEOUT_PERIOD_MS;
  471. switch (DEFAULT_H2C_WAKEUP_MODE) {
  472. case WAKEUP_METHOD_DTR:
  473. psdata->h2c_wakeupmode = WAKEUP_METHOD_DTR;
  474. serdev_device_set_tiocm(nxpdev->serdev, 0, TIOCM_DTR);
  475. serdev_device_set_tiocm(nxpdev->serdev, TIOCM_DTR, 0);
  476. break;
  477. case WAKEUP_METHOD_BREAK:
  478. default:
  479. psdata->h2c_wakeupmode = WAKEUP_METHOD_BREAK;
  480. serdev_device_break_ctl(nxpdev->serdev, -1);
  481. usleep_range(5000, 10000);
  482. serdev_device_break_ctl(nxpdev->serdev, 0);
  483. usleep_range(5000, 10000);
  484. break;
  485. }
  486. psdata->cur_psmode = PS_MODE_DISABLE;
  487. psdata->target_ps_mode = DEFAULT_PS_MODE;
  488. if (psdata->cur_h2c_wakeupmode != psdata->h2c_wakeupmode)
  489. hci_cmd_sync_queue(hdev, send_wakeup_method_cmd, NULL, NULL);
  490. if (psdata->cur_psmode != psdata->target_ps_mode)
  491. hci_cmd_sync_queue(hdev, send_ps_cmd, NULL, NULL);
  492. }
  493. /* NXP Firmware Download Feature */
  494. static int nxp_download_firmware(struct hci_dev *hdev)
  495. {
  496. struct btnxpuart_dev *nxpdev = hci_get_drvdata(hdev);
  497. int err = 0;
  498. nxpdev->fw_dnld_v1_offset = 0;
  499. nxpdev->fw_v1_sent_bytes = 0;
  500. nxpdev->fw_v1_expected_len = HDR_LEN;
  501. nxpdev->boot_reg_offset = 0;
  502. nxpdev->fw_dnld_v3_offset = 0;
  503. nxpdev->fw_v3_offset_correction = 0;
  504. nxpdev->baudrate_changed = false;
  505. nxpdev->timeout_changed = false;
  506. nxpdev->helper_downloaded = false;
  507. serdev_device_set_baudrate(nxpdev->serdev, HCI_NXP_PRI_BAUDRATE);
  508. serdev_device_set_flow_control(nxpdev->serdev, false);
  509. nxpdev->current_baudrate = HCI_NXP_PRI_BAUDRATE;
  510. /* Wait till FW is downloaded */
  511. err = wait_event_interruptible_timeout(nxpdev->fw_dnld_done_wait_q,
  512. !test_bit(BTNXPUART_FW_DOWNLOADING,
  513. &nxpdev->tx_state),
  514. msecs_to_jiffies(60000));
  515. if (nxpdev->fw && strlen(nxpdev->fw_name)) {
  516. release_firmware(nxpdev->fw);
  517. memset(nxpdev->fw_name, 0, sizeof(nxpdev->fw_name));
  518. }
  519. if (err == 0) {
  520. bt_dev_err(hdev, "FW Download Timeout. offset: %d",
  521. nxpdev->fw_dnld_v1_offset ?
  522. nxpdev->fw_dnld_v1_offset :
  523. nxpdev->fw_dnld_v3_offset);
  524. return -ETIMEDOUT;
  525. }
  526. if (test_bit(BTNXPUART_FW_DOWNLOAD_ABORT, &nxpdev->tx_state)) {
  527. bt_dev_err(hdev, "FW Download Aborted");
  528. return -EINTR;
  529. }
  530. serdev_device_set_flow_control(nxpdev->serdev, true);
  531. /* Allow the downloaded FW to initialize */
  532. msleep(1200);
  533. return 0;
  534. }
  535. static void nxp_send_ack(u8 ack, struct hci_dev *hdev)
  536. {
  537. struct btnxpuart_dev *nxpdev = hci_get_drvdata(hdev);
  538. u8 ack_nak[2];
  539. int len = 1;
  540. ack_nak[0] = ack;
  541. if (ack == NXP_ACK_V3) {
  542. ack_nak[1] = crc8(crc8_table, ack_nak, 1, 0xff);
  543. len = 2;
  544. }
  545. serdev_device_write_buf(nxpdev->serdev, ack_nak, len);
  546. }
  547. static bool nxp_fw_change_baudrate(struct hci_dev *hdev, u16 req_len)
  548. {
  549. struct btnxpuart_dev *nxpdev = hci_get_drvdata(hdev);
  550. struct nxp_bootloader_cmd nxp_cmd5;
  551. struct uart_config uart_config;
  552. u32 clkdivaddr = CLKDIVADDR - nxpdev->boot_reg_offset;
  553. u32 uartdivaddr = UARTDIVADDR - nxpdev->boot_reg_offset;
  554. u32 uartmcraddr = UARTMCRADDR - nxpdev->boot_reg_offset;
  555. u32 uartreinitaddr = UARTREINITADDR - nxpdev->boot_reg_offset;
  556. u32 uarticraddr = UARTICRADDR - nxpdev->boot_reg_offset;
  557. u32 uartfcraddr = UARTFCRADDR - nxpdev->boot_reg_offset;
  558. if (req_len == sizeof(nxp_cmd5)) {
  559. nxp_cmd5.header = __cpu_to_le32(5);
  560. nxp_cmd5.arg = 0;
  561. nxp_cmd5.payload_len = __cpu_to_le32(sizeof(uart_config));
  562. /* FW expects swapped CRC bytes */
  563. nxp_cmd5.crc = __cpu_to_be32(crc32_be(0UL, (char *)&nxp_cmd5,
  564. sizeof(nxp_cmd5) - 4));
  565. serdev_device_write_buf(nxpdev->serdev, (u8 *)&nxp_cmd5, sizeof(nxp_cmd5));
  566. nxpdev->fw_v3_offset_correction += req_len;
  567. } else if (req_len == sizeof(uart_config)) {
  568. uart_config.clkdiv.address = __cpu_to_le32(clkdivaddr);
  569. uart_config.clkdiv.value = __cpu_to_le32(0x00c00000);
  570. uart_config.uartdiv.address = __cpu_to_le32(uartdivaddr);
  571. uart_config.uartdiv.value = __cpu_to_le32(1);
  572. uart_config.mcr.address = __cpu_to_le32(uartmcraddr);
  573. uart_config.mcr.value = __cpu_to_le32(MCR);
  574. uart_config.re_init.address = __cpu_to_le32(uartreinitaddr);
  575. uart_config.re_init.value = __cpu_to_le32(INIT);
  576. uart_config.icr.address = __cpu_to_le32(uarticraddr);
  577. uart_config.icr.value = __cpu_to_le32(ICR);
  578. uart_config.fcr.address = __cpu_to_le32(uartfcraddr);
  579. uart_config.fcr.value = __cpu_to_le32(FCR);
  580. /* FW expects swapped CRC bytes */
  581. uart_config.crc = __cpu_to_be32(crc32_be(0UL, (char *)&uart_config,
  582. sizeof(uart_config) - 4));
  583. serdev_device_write_buf(nxpdev->serdev, (u8 *)&uart_config, sizeof(uart_config));
  584. serdev_device_wait_until_sent(nxpdev->serdev, 0);
  585. nxpdev->fw_v3_offset_correction += req_len;
  586. return true;
  587. }
  588. return false;
  589. }
  590. static bool nxp_fw_change_timeout(struct hci_dev *hdev, u16 req_len)
  591. {
  592. struct btnxpuart_dev *nxpdev = hci_get_drvdata(hdev);
  593. struct nxp_bootloader_cmd nxp_cmd7;
  594. if (req_len != sizeof(nxp_cmd7))
  595. return false;
  596. nxp_cmd7.header = __cpu_to_le32(7);
  597. nxp_cmd7.arg = __cpu_to_le32(0x70);
  598. nxp_cmd7.payload_len = 0;
  599. /* FW expects swapped CRC bytes */
  600. nxp_cmd7.crc = __cpu_to_be32(crc32_be(0UL, (char *)&nxp_cmd7,
  601. sizeof(nxp_cmd7) - 4));
  602. serdev_device_write_buf(nxpdev->serdev, (u8 *)&nxp_cmd7, sizeof(nxp_cmd7));
  603. serdev_device_wait_until_sent(nxpdev->serdev, 0);
  604. nxpdev->fw_v3_offset_correction += req_len;
  605. return true;
  606. }
  607. static u32 nxp_get_data_len(const u8 *buf)
  608. {
  609. struct nxp_bootloader_cmd *hdr = (struct nxp_bootloader_cmd *)buf;
  610. return __le32_to_cpu(hdr->payload_len);
  611. }
  612. static bool is_fw_downloading(struct btnxpuart_dev *nxpdev)
  613. {
  614. return test_bit(BTNXPUART_FW_DOWNLOADING, &nxpdev->tx_state);
  615. }
  616. static bool process_boot_signature(struct btnxpuart_dev *nxpdev)
  617. {
  618. if (test_bit(BTNXPUART_CHECK_BOOT_SIGNATURE, &nxpdev->tx_state)) {
  619. clear_bit(BTNXPUART_CHECK_BOOT_SIGNATURE, &nxpdev->tx_state);
  620. wake_up_interruptible(&nxpdev->check_boot_sign_wait_q);
  621. return false;
  622. }
  623. return is_fw_downloading(nxpdev);
  624. }
  625. static int nxp_request_firmware(struct hci_dev *hdev, const char *fw_name,
  626. const char *fw_name_old)
  627. {
  628. struct btnxpuart_dev *nxpdev = hci_get_drvdata(hdev);
  629. const char *fw_name_dt;
  630. int err = 0;
  631. if (!fw_name)
  632. return -ENOENT;
  633. if (!strlen(nxpdev->fw_name)) {
  634. if (strcmp(fw_name, FIRMWARE_HELPER) &&
  635. !device_property_read_string(&nxpdev->serdev->dev,
  636. "firmware-name",
  637. &fw_name_dt))
  638. fw_name = fw_name_dt;
  639. snprintf(nxpdev->fw_name, MAX_FW_FILE_NAME_LEN, "nxp/%s", fw_name);
  640. err = request_firmware_direct(&nxpdev->fw, nxpdev->fw_name, &hdev->dev);
  641. if (err < 0 && fw_name_old) {
  642. snprintf(nxpdev->fw_name, MAX_FW_FILE_NAME_LEN, "nxp/%s", fw_name_old);
  643. err = request_firmware_direct(&nxpdev->fw, nxpdev->fw_name, &hdev->dev);
  644. }
  645. bt_dev_info(hdev, "Request Firmware: %s", nxpdev->fw_name);
  646. if (err < 0) {
  647. bt_dev_err(hdev, "Firmware file %s not found", nxpdev->fw_name);
  648. clear_bit(BTNXPUART_FW_DOWNLOADING, &nxpdev->tx_state);
  649. }
  650. }
  651. return err;
  652. }
  653. /* for legacy chipsets with V1 bootloader */
  654. static int nxp_recv_chip_ver_v1(struct hci_dev *hdev, struct sk_buff *skb)
  655. {
  656. struct btnxpuart_dev *nxpdev = hci_get_drvdata(hdev);
  657. struct v1_start_ind *req;
  658. __u16 chip_id;
  659. req = skb_pull_data(skb, sizeof(*req));
  660. if (!req)
  661. goto free_skb;
  662. chip_id = le16_to_cpu(req->chip_id ^ req->chip_id_comp);
  663. if (chip_id == 0xffff && nxpdev->fw_dnld_v1_offset) {
  664. nxpdev->fw_dnld_v1_offset = 0;
  665. nxpdev->fw_v1_sent_bytes = 0;
  666. nxpdev->fw_v1_expected_len = HDR_LEN;
  667. release_firmware(nxpdev->fw);
  668. memset(nxpdev->fw_name, 0, sizeof(nxpdev->fw_name));
  669. nxp_send_ack(NXP_ACK_V1, hdev);
  670. }
  671. free_skb:
  672. kfree_skb(skb);
  673. return 0;
  674. }
  675. static int nxp_recv_fw_req_v1(struct hci_dev *hdev, struct sk_buff *skb)
  676. {
  677. struct btnxpuart_dev *nxpdev = hci_get_drvdata(hdev);
  678. struct btnxpuart_data *nxp_data = nxpdev->nxp_data;
  679. struct v1_data_req *req;
  680. __u16 len;
  681. if (!process_boot_signature(nxpdev))
  682. goto free_skb;
  683. req = skb_pull_data(skb, sizeof(*req));
  684. if (!req)
  685. goto free_skb;
  686. len = __le16_to_cpu(req->len ^ req->len_comp);
  687. if (len != 0xffff) {
  688. bt_dev_dbg(hdev, "ERR: Send NAK");
  689. nxp_send_ack(NXP_NAK_V1, hdev);
  690. goto free_skb;
  691. }
  692. nxp_send_ack(NXP_ACK_V1, hdev);
  693. len = __le16_to_cpu(req->len);
  694. if (!nxp_data->helper_fw_name) {
  695. if (!nxpdev->timeout_changed) {
  696. nxpdev->timeout_changed = nxp_fw_change_timeout(hdev,
  697. len);
  698. goto free_skb;
  699. }
  700. if (!nxpdev->baudrate_changed) {
  701. nxpdev->baudrate_changed = nxp_fw_change_baudrate(hdev,
  702. len);
  703. if (nxpdev->baudrate_changed) {
  704. serdev_device_set_baudrate(nxpdev->serdev,
  705. HCI_NXP_SEC_BAUDRATE);
  706. serdev_device_set_flow_control(nxpdev->serdev, true);
  707. nxpdev->current_baudrate = HCI_NXP_SEC_BAUDRATE;
  708. }
  709. goto free_skb;
  710. }
  711. }
  712. if (!nxp_data->helper_fw_name || nxpdev->helper_downloaded) {
  713. if (nxp_request_firmware(hdev, nxp_data->fw_name, nxp_data->fw_name_old))
  714. goto free_skb;
  715. } else if (nxp_data->helper_fw_name && !nxpdev->helper_downloaded) {
  716. if (nxp_request_firmware(hdev, nxp_data->helper_fw_name, NULL))
  717. goto free_skb;
  718. }
  719. if (!len) {
  720. bt_dev_info(hdev, "FW Download Complete: %zu bytes",
  721. nxpdev->fw->size);
  722. if (nxp_data->helper_fw_name && !nxpdev->helper_downloaded) {
  723. nxpdev->helper_downloaded = true;
  724. serdev_device_wait_until_sent(nxpdev->serdev, 0);
  725. serdev_device_set_baudrate(nxpdev->serdev,
  726. HCI_NXP_SEC_BAUDRATE);
  727. serdev_device_set_flow_control(nxpdev->serdev, true);
  728. } else {
  729. clear_bit(BTNXPUART_FW_DOWNLOADING, &nxpdev->tx_state);
  730. wake_up_interruptible(&nxpdev->fw_dnld_done_wait_q);
  731. }
  732. goto free_skb;
  733. }
  734. if (len & 0x01) {
  735. /* The CRC did not match at the other end.
  736. * Simply send the same bytes again.
  737. */
  738. len = nxpdev->fw_v1_sent_bytes;
  739. bt_dev_dbg(hdev, "CRC error. Resend %d bytes of FW.", len);
  740. } else {
  741. nxpdev->fw_dnld_v1_offset += nxpdev->fw_v1_sent_bytes;
  742. /* The FW bin file is made up of many blocks of
  743. * 16 byte header and payload data chunks. If the
  744. * FW has requested a header, read the payload length
  745. * info from the header, before sending the header.
  746. * In the next iteration, the FW should request the
  747. * payload data chunk, which should be equal to the
  748. * payload length read from header. If there is a
  749. * mismatch, clearly the driver and FW are out of sync,
  750. * and we need to re-send the previous header again.
  751. */
  752. if (len == nxpdev->fw_v1_expected_len) {
  753. if (len == HDR_LEN)
  754. nxpdev->fw_v1_expected_len = nxp_get_data_len(nxpdev->fw->data +
  755. nxpdev->fw_dnld_v1_offset);
  756. else
  757. nxpdev->fw_v1_expected_len = HDR_LEN;
  758. } else if (len == HDR_LEN) {
  759. /* FW download out of sync. Send previous chunk again */
  760. nxpdev->fw_dnld_v1_offset -= nxpdev->fw_v1_sent_bytes;
  761. nxpdev->fw_v1_expected_len = HDR_LEN;
  762. }
  763. }
  764. if (nxpdev->fw_dnld_v1_offset + len <= nxpdev->fw->size)
  765. serdev_device_write_buf(nxpdev->serdev, nxpdev->fw->data +
  766. nxpdev->fw_dnld_v1_offset, len);
  767. nxpdev->fw_v1_sent_bytes = len;
  768. free_skb:
  769. kfree_skb(skb);
  770. return 0;
  771. }
  772. static char *nxp_get_fw_name_from_chipid(struct hci_dev *hdev, u16 chipid,
  773. u8 loader_ver)
  774. {
  775. struct btnxpuart_dev *nxpdev = hci_get_drvdata(hdev);
  776. char *fw_name = NULL;
  777. switch (chipid) {
  778. case CHIP_ID_W9098:
  779. fw_name = FIRMWARE_W9098;
  780. break;
  781. case CHIP_ID_IW416:
  782. fw_name = FIRMWARE_IW416;
  783. break;
  784. case CHIP_ID_IW612:
  785. fw_name = FIRMWARE_IW612;
  786. break;
  787. case CHIP_ID_IW624a:
  788. case CHIP_ID_IW624c:
  789. nxpdev->boot_reg_offset = 1;
  790. if ((loader_ver & FW_SECURE_MASK) == FW_OPEN)
  791. fw_name = FIRMWARE_IW624;
  792. else if ((loader_ver & FW_SECURE_MASK) != FW_AUTH_ILLEGAL)
  793. fw_name = FIRMWARE_SECURE_IW624;
  794. else
  795. bt_dev_err(hdev, "Illegal loader version %02x", loader_ver);
  796. break;
  797. case CHIP_ID_AW693a0:
  798. if ((loader_ver & FW_SECURE_MASK) == FW_OPEN)
  799. fw_name = FIRMWARE_AW693;
  800. else if ((loader_ver & FW_SECURE_MASK) != FW_AUTH_ILLEGAL)
  801. fw_name = FIRMWARE_SECURE_AW693;
  802. else
  803. bt_dev_err(hdev, "Illegal loader version %02x", loader_ver);
  804. break;
  805. case CHIP_ID_AW693a1:
  806. if ((loader_ver & FW_SECURE_MASK) == FW_OPEN)
  807. fw_name = FIRMWARE_AW693_A1;
  808. else if ((loader_ver & FW_SECURE_MASK) != FW_AUTH_ILLEGAL)
  809. fw_name = FIRMWARE_SECURE_AW693_A1;
  810. else
  811. bt_dev_err(hdev, "Illegal loader version %02x", loader_ver);
  812. break;
  813. case CHIP_ID_IW615a0:
  814. case CHIP_ID_IW615a1:
  815. if ((loader_ver & FW_SECURE_MASK) == FW_OPEN)
  816. fw_name = FIRMWARE_IW615;
  817. else if ((loader_ver & FW_SECURE_MASK) != FW_AUTH_ILLEGAL)
  818. fw_name = FIRMWARE_SECURE_IW615;
  819. else
  820. bt_dev_err(hdev, "Illegal loader version %02x", loader_ver);
  821. break;
  822. default:
  823. bt_dev_err(hdev, "Unknown chip signature %04x", chipid);
  824. break;
  825. }
  826. return fw_name;
  827. }
  828. static char *nxp_get_old_fw_name_from_chipid(struct hci_dev *hdev, u16 chipid,
  829. u8 loader_ver)
  830. {
  831. char *fw_name_old = NULL;
  832. switch (chipid) {
  833. case CHIP_ID_W9098:
  834. fw_name_old = FIRMWARE_W9098_OLD;
  835. break;
  836. }
  837. return fw_name_old;
  838. }
  839. static int nxp_recv_chip_ver_v3(struct hci_dev *hdev, struct sk_buff *skb)
  840. {
  841. struct v3_start_ind *req = skb_pull_data(skb, sizeof(*req));
  842. struct btnxpuart_dev *nxpdev = hci_get_drvdata(hdev);
  843. const char *fw_name;
  844. const char *fw_name_old;
  845. u16 chip_id;
  846. u8 loader_ver;
  847. if (!process_boot_signature(nxpdev))
  848. goto free_skb;
  849. chip_id = le16_to_cpu(req->chip_id);
  850. loader_ver = req->loader_ver;
  851. bt_dev_info(hdev, "ChipID: %04x, Version: %d", chip_id, loader_ver);
  852. fw_name = nxp_get_fw_name_from_chipid(hdev, chip_id, loader_ver);
  853. fw_name_old = nxp_get_old_fw_name_from_chipid(hdev, chip_id, loader_ver);
  854. if (!nxp_request_firmware(hdev, fw_name, fw_name_old))
  855. nxp_send_ack(NXP_ACK_V3, hdev);
  856. free_skb:
  857. kfree_skb(skb);
  858. return 0;
  859. }
  860. static void nxp_handle_fw_download_error(struct hci_dev *hdev, struct v3_data_req *req)
  861. {
  862. struct btnxpuart_dev *nxpdev = hci_get_drvdata(hdev);
  863. __u32 offset = __le32_to_cpu(req->offset);
  864. __u16 err = __le16_to_cpu(req->error);
  865. union nxp_v3_rx_timeout_nak_u nak_tx_buf;
  866. switch (err) {
  867. case NXP_ACK_RX_TIMEOUT:
  868. case NXP_HDR_RX_TIMEOUT:
  869. case NXP_DATA_RX_TIMEOUT:
  870. nak_tx_buf.pkt.nak = NXP_NAK_V3;
  871. nak_tx_buf.pkt.offset = __cpu_to_le32(offset);
  872. nak_tx_buf.pkt.crc = crc8(crc8_table, nak_tx_buf.buf,
  873. sizeof(nak_tx_buf) - 1, 0xff);
  874. serdev_device_write_buf(nxpdev->serdev, nak_tx_buf.buf,
  875. sizeof(nak_tx_buf));
  876. break;
  877. default:
  878. bt_dev_dbg(hdev, "Unknown bootloader error code: %d", err);
  879. break;
  880. }
  881. }
  882. static int nxp_recv_fw_req_v3(struct hci_dev *hdev, struct sk_buff *skb)
  883. {
  884. struct btnxpuart_dev *nxpdev = hci_get_drvdata(hdev);
  885. struct v3_data_req *req;
  886. __u16 len;
  887. __u32 offset;
  888. if (!process_boot_signature(nxpdev))
  889. goto free_skb;
  890. req = skb_pull_data(skb, sizeof(*req));
  891. if (!req || !nxpdev->fw)
  892. goto free_skb;
  893. if (!req->error) {
  894. nxp_send_ack(NXP_ACK_V3, hdev);
  895. } else {
  896. nxp_handle_fw_download_error(hdev, req);
  897. goto free_skb;
  898. }
  899. len = __le16_to_cpu(req->len);
  900. if (!nxpdev->timeout_changed) {
  901. nxpdev->timeout_changed = nxp_fw_change_timeout(hdev, len);
  902. goto free_skb;
  903. }
  904. if (!nxpdev->baudrate_changed) {
  905. nxpdev->baudrate_changed = nxp_fw_change_baudrate(hdev, len);
  906. if (nxpdev->baudrate_changed) {
  907. serdev_device_set_baudrate(nxpdev->serdev,
  908. HCI_NXP_SEC_BAUDRATE);
  909. serdev_device_set_flow_control(nxpdev->serdev, true);
  910. nxpdev->current_baudrate = HCI_NXP_SEC_BAUDRATE;
  911. }
  912. goto free_skb;
  913. }
  914. if (req->len == 0) {
  915. bt_dev_info(hdev, "FW Download Complete: %zu bytes",
  916. nxpdev->fw->size);
  917. clear_bit(BTNXPUART_FW_DOWNLOADING, &nxpdev->tx_state);
  918. wake_up_interruptible(&nxpdev->fw_dnld_done_wait_q);
  919. goto free_skb;
  920. }
  921. offset = __le32_to_cpu(req->offset);
  922. if (offset < nxpdev->fw_v3_offset_correction) {
  923. /* This scenario should ideally never occur. But if it ever does,
  924. * FW is out of sync and needs a power cycle.
  925. */
  926. bt_dev_err(hdev, "Something went wrong during FW download");
  927. bt_dev_err(hdev, "Please power cycle and try again");
  928. goto free_skb;
  929. }
  930. nxpdev->fw_dnld_v3_offset = offset - nxpdev->fw_v3_offset_correction;
  931. serdev_device_write_buf(nxpdev->serdev, nxpdev->fw->data +
  932. nxpdev->fw_dnld_v3_offset, len);
  933. free_skb:
  934. kfree_skb(skb);
  935. return 0;
  936. }
  937. static int nxp_set_baudrate_cmd(struct hci_dev *hdev, void *data)
  938. {
  939. struct btnxpuart_dev *nxpdev = hci_get_drvdata(hdev);
  940. __le32 new_baudrate = __cpu_to_le32(nxpdev->new_baudrate);
  941. struct ps_data *psdata = &nxpdev->psdata;
  942. struct sk_buff *skb;
  943. u8 *status;
  944. if (!psdata)
  945. return 0;
  946. skb = nxp_drv_send_cmd(hdev, HCI_NXP_SET_OPER_SPEED, 4, (u8 *)&new_baudrate);
  947. if (IS_ERR(skb)) {
  948. bt_dev_err(hdev, "Setting baudrate failed (%ld)", PTR_ERR(skb));
  949. return PTR_ERR(skb);
  950. }
  951. status = (u8 *)skb_pull_data(skb, 1);
  952. if (status) {
  953. if (*status == 0) {
  954. serdev_device_set_baudrate(nxpdev->serdev, nxpdev->new_baudrate);
  955. nxpdev->current_baudrate = nxpdev->new_baudrate;
  956. }
  957. bt_dev_dbg(hdev, "Set baudrate response: status=%d, baudrate=%d",
  958. *status, nxpdev->new_baudrate);
  959. }
  960. kfree_skb(skb);
  961. return 0;
  962. }
  963. static int nxp_check_boot_sign(struct btnxpuart_dev *nxpdev)
  964. {
  965. serdev_device_set_baudrate(nxpdev->serdev, HCI_NXP_PRI_BAUDRATE);
  966. if (test_bit(BTNXPUART_IR_IN_PROGRESS, &nxpdev->tx_state))
  967. serdev_device_set_flow_control(nxpdev->serdev, false);
  968. else
  969. serdev_device_set_flow_control(nxpdev->serdev, true);
  970. set_bit(BTNXPUART_CHECK_BOOT_SIGNATURE, &nxpdev->tx_state);
  971. return wait_event_interruptible_timeout(nxpdev->check_boot_sign_wait_q,
  972. !test_bit(BTNXPUART_CHECK_BOOT_SIGNATURE,
  973. &nxpdev->tx_state),
  974. msecs_to_jiffies(1000));
  975. }
  976. static int nxp_set_ind_reset(struct hci_dev *hdev, void *data)
  977. {
  978. static const u8 ir_hw_err[] = { HCI_EV_HARDWARE_ERROR,
  979. 0x01, BTNXPUART_IR_HW_ERR };
  980. struct sk_buff *skb;
  981. skb = bt_skb_alloc(3, GFP_ATOMIC);
  982. if (!skb)
  983. return -ENOMEM;
  984. hci_skb_pkt_type(skb) = HCI_EVENT_PKT;
  985. skb_put_data(skb, ir_hw_err, 3);
  986. /* Inject Hardware Error to upper stack */
  987. return hci_recv_frame(hdev, skb);
  988. }
  989. /* NXP protocol */
  990. static int nxp_setup(struct hci_dev *hdev)
  991. {
  992. struct btnxpuart_dev *nxpdev = hci_get_drvdata(hdev);
  993. int err = 0;
  994. if (nxp_check_boot_sign(nxpdev)) {
  995. bt_dev_dbg(hdev, "Need FW Download.");
  996. err = nxp_download_firmware(hdev);
  997. if (err < 0)
  998. return err;
  999. } else {
  1000. bt_dev_info(hdev, "FW already running.");
  1001. clear_bit(BTNXPUART_FW_DOWNLOADING, &nxpdev->tx_state);
  1002. }
  1003. serdev_device_set_baudrate(nxpdev->serdev, nxpdev->fw_init_baudrate);
  1004. nxpdev->current_baudrate = nxpdev->fw_init_baudrate;
  1005. if (nxpdev->current_baudrate != HCI_NXP_SEC_BAUDRATE) {
  1006. nxpdev->new_baudrate = HCI_NXP_SEC_BAUDRATE;
  1007. hci_cmd_sync_queue(hdev, nxp_set_baudrate_cmd, NULL, NULL);
  1008. }
  1009. ps_init(hdev);
  1010. if (test_and_clear_bit(BTNXPUART_IR_IN_PROGRESS, &nxpdev->tx_state))
  1011. hci_dev_clear_flag(hdev, HCI_SETUP);
  1012. return 0;
  1013. }
  1014. static void nxp_hw_err(struct hci_dev *hdev, u8 code)
  1015. {
  1016. struct btnxpuart_dev *nxpdev = hci_get_drvdata(hdev);
  1017. switch (code) {
  1018. case BTNXPUART_IR_HW_ERR:
  1019. set_bit(BTNXPUART_IR_IN_PROGRESS, &nxpdev->tx_state);
  1020. hci_dev_set_flag(hdev, HCI_SETUP);
  1021. break;
  1022. default:
  1023. break;
  1024. }
  1025. }
  1026. static int nxp_shutdown(struct hci_dev *hdev)
  1027. {
  1028. struct btnxpuart_dev *nxpdev = hci_get_drvdata(hdev);
  1029. struct sk_buff *skb;
  1030. u8 *status;
  1031. u8 pcmd = 0;
  1032. if (test_bit(BTNXPUART_IR_IN_PROGRESS, &nxpdev->tx_state)) {
  1033. skb = nxp_drv_send_cmd(hdev, HCI_NXP_IND_RESET, 1, &pcmd);
  1034. if (IS_ERR(skb))
  1035. return PTR_ERR(skb);
  1036. status = skb_pull_data(skb, 1);
  1037. if (status) {
  1038. serdev_device_set_flow_control(nxpdev->serdev, false);
  1039. set_bit(BTNXPUART_FW_DOWNLOADING, &nxpdev->tx_state);
  1040. }
  1041. kfree_skb(skb);
  1042. }
  1043. return 0;
  1044. }
  1045. static int btnxpuart_queue_skb(struct hci_dev *hdev, struct sk_buff *skb)
  1046. {
  1047. struct btnxpuart_dev *nxpdev = hci_get_drvdata(hdev);
  1048. /* Prepend skb with frame type */
  1049. memcpy(skb_push(skb, 1), &hci_skb_pkt_type(skb), 1);
  1050. skb_queue_tail(&nxpdev->txq, skb);
  1051. btnxpuart_tx_wakeup(nxpdev);
  1052. return 0;
  1053. }
  1054. static int nxp_enqueue(struct hci_dev *hdev, struct sk_buff *skb)
  1055. {
  1056. struct btnxpuart_dev *nxpdev = hci_get_drvdata(hdev);
  1057. struct ps_data *psdata = &nxpdev->psdata;
  1058. struct hci_command_hdr *hdr;
  1059. struct psmode_cmd_payload ps_parm;
  1060. struct wakeup_cmd_payload wakeup_parm;
  1061. __le32 baudrate_parm;
  1062. /* if vendor commands are received from user space (e.g. hcitool), update
  1063. * driver flags accordingly and ask driver to re-send the command to FW.
  1064. * In case the payload for any command does not match expected payload
  1065. * length, let the firmware and user space program handle it, or throw
  1066. * an error.
  1067. */
  1068. if (bt_cb(skb)->pkt_type == HCI_COMMAND_PKT && !psdata->driver_sent_cmd) {
  1069. hdr = (struct hci_command_hdr *)skb->data;
  1070. if (hdr->plen != (skb->len - HCI_COMMAND_HDR_SIZE))
  1071. return btnxpuart_queue_skb(hdev, skb);
  1072. switch (__le16_to_cpu(hdr->opcode)) {
  1073. case HCI_NXP_AUTO_SLEEP_MODE:
  1074. if (hdr->plen == sizeof(ps_parm)) {
  1075. memcpy(&ps_parm, skb->data + HCI_COMMAND_HDR_SIZE, hdr->plen);
  1076. if (ps_parm.ps_cmd == BT_PS_ENABLE)
  1077. psdata->target_ps_mode = PS_MODE_ENABLE;
  1078. else if (ps_parm.ps_cmd == BT_PS_DISABLE)
  1079. psdata->target_ps_mode = PS_MODE_DISABLE;
  1080. psdata->c2h_ps_interval = __le16_to_cpu(ps_parm.c2h_ps_interval);
  1081. hci_cmd_sync_queue(hdev, send_ps_cmd, NULL, NULL);
  1082. goto free_skb;
  1083. }
  1084. break;
  1085. case HCI_NXP_WAKEUP_METHOD:
  1086. if (hdr->plen == sizeof(wakeup_parm)) {
  1087. memcpy(&wakeup_parm, skb->data + HCI_COMMAND_HDR_SIZE, hdr->plen);
  1088. psdata->c2h_wakeupmode = wakeup_parm.c2h_wakeupmode;
  1089. psdata->c2h_wakeup_gpio = wakeup_parm.c2h_wakeup_gpio;
  1090. psdata->h2c_wakeup_gpio = wakeup_parm.h2c_wakeup_gpio;
  1091. switch (wakeup_parm.h2c_wakeupmode) {
  1092. case BT_CTRL_WAKEUP_METHOD_DSR:
  1093. psdata->h2c_wakeupmode = WAKEUP_METHOD_DTR;
  1094. break;
  1095. case BT_CTRL_WAKEUP_METHOD_BREAK:
  1096. default:
  1097. psdata->h2c_wakeupmode = WAKEUP_METHOD_BREAK;
  1098. break;
  1099. }
  1100. hci_cmd_sync_queue(hdev, send_wakeup_method_cmd, NULL, NULL);
  1101. goto free_skb;
  1102. }
  1103. break;
  1104. case HCI_NXP_SET_OPER_SPEED:
  1105. if (hdr->plen == sizeof(baudrate_parm)) {
  1106. memcpy(&baudrate_parm, skb->data + HCI_COMMAND_HDR_SIZE, hdr->plen);
  1107. nxpdev->new_baudrate = __le32_to_cpu(baudrate_parm);
  1108. hci_cmd_sync_queue(hdev, nxp_set_baudrate_cmd, NULL, NULL);
  1109. goto free_skb;
  1110. }
  1111. break;
  1112. case HCI_NXP_IND_RESET:
  1113. if (hdr->plen == 1) {
  1114. hci_cmd_sync_queue(hdev, nxp_set_ind_reset, NULL, NULL);
  1115. goto free_skb;
  1116. }
  1117. break;
  1118. default:
  1119. break;
  1120. }
  1121. }
  1122. return btnxpuart_queue_skb(hdev, skb);
  1123. free_skb:
  1124. kfree_skb(skb);
  1125. return 0;
  1126. }
  1127. static struct sk_buff *nxp_dequeue(void *data)
  1128. {
  1129. struct btnxpuart_dev *nxpdev = (struct btnxpuart_dev *)data;
  1130. ps_start_timer(nxpdev);
  1131. return skb_dequeue(&nxpdev->txq);
  1132. }
  1133. /* btnxpuart based on serdev */
  1134. static void btnxpuart_tx_work(struct work_struct *work)
  1135. {
  1136. struct btnxpuart_dev *nxpdev = container_of(work, struct btnxpuart_dev,
  1137. tx_work);
  1138. struct serdev_device *serdev = nxpdev->serdev;
  1139. struct hci_dev *hdev = nxpdev->hdev;
  1140. struct sk_buff *skb;
  1141. int len;
  1142. if (ps_wakeup(nxpdev))
  1143. return;
  1144. while ((skb = nxp_dequeue(nxpdev))) {
  1145. len = serdev_device_write_buf(serdev, skb->data, skb->len);
  1146. hdev->stat.byte_tx += len;
  1147. skb_pull(skb, len);
  1148. if (skb->len > 0) {
  1149. skb_queue_head(&nxpdev->txq, skb);
  1150. continue;
  1151. }
  1152. switch (hci_skb_pkt_type(skb)) {
  1153. case HCI_COMMAND_PKT:
  1154. hdev->stat.cmd_tx++;
  1155. break;
  1156. case HCI_ACLDATA_PKT:
  1157. hdev->stat.acl_tx++;
  1158. break;
  1159. case HCI_SCODATA_PKT:
  1160. hdev->stat.sco_tx++;
  1161. break;
  1162. }
  1163. kfree_skb(skb);
  1164. }
  1165. clear_bit(BTNXPUART_TX_STATE_ACTIVE, &nxpdev->tx_state);
  1166. }
  1167. static int btnxpuart_open(struct hci_dev *hdev)
  1168. {
  1169. struct btnxpuart_dev *nxpdev = hci_get_drvdata(hdev);
  1170. int err = 0;
  1171. err = serdev_device_open(nxpdev->serdev);
  1172. if (err) {
  1173. bt_dev_err(hdev, "Unable to open UART device %s",
  1174. dev_name(&nxpdev->serdev->dev));
  1175. } else {
  1176. set_bit(BTNXPUART_SERDEV_OPEN, &nxpdev->tx_state);
  1177. }
  1178. return err;
  1179. }
  1180. static int btnxpuart_close(struct hci_dev *hdev)
  1181. {
  1182. struct btnxpuart_dev *nxpdev = hci_get_drvdata(hdev);
  1183. serdev_device_close(nxpdev->serdev);
  1184. skb_queue_purge(&nxpdev->txq);
  1185. if (!IS_ERR_OR_NULL(nxpdev->rx_skb)) {
  1186. kfree_skb(nxpdev->rx_skb);
  1187. nxpdev->rx_skb = NULL;
  1188. }
  1189. clear_bit(BTNXPUART_SERDEV_OPEN, &nxpdev->tx_state);
  1190. return 0;
  1191. }
  1192. static int btnxpuart_flush(struct hci_dev *hdev)
  1193. {
  1194. struct btnxpuart_dev *nxpdev = hci_get_drvdata(hdev);
  1195. /* Flush any pending characters */
  1196. serdev_device_write_flush(nxpdev->serdev);
  1197. skb_queue_purge(&nxpdev->txq);
  1198. cancel_work_sync(&nxpdev->tx_work);
  1199. if (!IS_ERR_OR_NULL(nxpdev->rx_skb)) {
  1200. kfree_skb(nxpdev->rx_skb);
  1201. nxpdev->rx_skb = NULL;
  1202. }
  1203. return 0;
  1204. }
  1205. static const struct h4_recv_pkt nxp_recv_pkts[] = {
  1206. { H4_RECV_ACL, .recv = hci_recv_frame },
  1207. { H4_RECV_SCO, .recv = hci_recv_frame },
  1208. { H4_RECV_EVENT, .recv = hci_recv_frame },
  1209. { H4_RECV_ISO, .recv = hci_recv_frame },
  1210. { NXP_RECV_CHIP_VER_V1, .recv = nxp_recv_chip_ver_v1 },
  1211. { NXP_RECV_FW_REQ_V1, .recv = nxp_recv_fw_req_v1 },
  1212. { NXP_RECV_CHIP_VER_V3, .recv = nxp_recv_chip_ver_v3 },
  1213. { NXP_RECV_FW_REQ_V3, .recv = nxp_recv_fw_req_v3 },
  1214. };
  1215. static size_t btnxpuart_receive_buf(struct serdev_device *serdev,
  1216. const u8 *data, size_t count)
  1217. {
  1218. struct btnxpuart_dev *nxpdev = serdev_device_get_drvdata(serdev);
  1219. ps_start_timer(nxpdev);
  1220. nxpdev->rx_skb = h4_recv_buf(nxpdev->hdev, nxpdev->rx_skb, data, count,
  1221. nxp_recv_pkts, ARRAY_SIZE(nxp_recv_pkts));
  1222. if (IS_ERR(nxpdev->rx_skb)) {
  1223. int err = PTR_ERR(nxpdev->rx_skb);
  1224. /* Safe to ignore out-of-sync bootloader signatures */
  1225. if (!is_fw_downloading(nxpdev))
  1226. bt_dev_err(nxpdev->hdev, "Frame reassembly failed (%d)", err);
  1227. return count;
  1228. }
  1229. if (!is_fw_downloading(nxpdev))
  1230. nxpdev->hdev->stat.byte_rx += count;
  1231. return count;
  1232. }
  1233. static void btnxpuart_write_wakeup(struct serdev_device *serdev)
  1234. {
  1235. serdev_device_write_wakeup(serdev);
  1236. }
  1237. static const struct serdev_device_ops btnxpuart_client_ops = {
  1238. .receive_buf = btnxpuart_receive_buf,
  1239. .write_wakeup = btnxpuart_write_wakeup,
  1240. };
  1241. static int nxp_serdev_probe(struct serdev_device *serdev)
  1242. {
  1243. struct hci_dev *hdev;
  1244. struct btnxpuart_dev *nxpdev;
  1245. nxpdev = devm_kzalloc(&serdev->dev, sizeof(*nxpdev), GFP_KERNEL);
  1246. if (!nxpdev)
  1247. return -ENOMEM;
  1248. nxpdev->nxp_data = (struct btnxpuart_data *)device_get_match_data(&serdev->dev);
  1249. nxpdev->serdev = serdev;
  1250. serdev_device_set_drvdata(serdev, nxpdev);
  1251. serdev_device_set_client_ops(serdev, &btnxpuart_client_ops);
  1252. INIT_WORK(&nxpdev->tx_work, btnxpuart_tx_work);
  1253. skb_queue_head_init(&nxpdev->txq);
  1254. init_waitqueue_head(&nxpdev->fw_dnld_done_wait_q);
  1255. init_waitqueue_head(&nxpdev->check_boot_sign_wait_q);
  1256. device_property_read_u32(&nxpdev->serdev->dev, "fw-init-baudrate",
  1257. &nxpdev->fw_init_baudrate);
  1258. if (!nxpdev->fw_init_baudrate)
  1259. nxpdev->fw_init_baudrate = FW_INIT_BAUDRATE;
  1260. set_bit(BTNXPUART_FW_DOWNLOADING, &nxpdev->tx_state);
  1261. crc8_populate_msb(crc8_table, POLYNOMIAL8);
  1262. /* Initialize and register HCI device */
  1263. hdev = hci_alloc_dev();
  1264. if (!hdev) {
  1265. dev_err(&serdev->dev, "Can't allocate HCI device\n");
  1266. return -ENOMEM;
  1267. }
  1268. nxpdev->hdev = hdev;
  1269. hdev->bus = HCI_UART;
  1270. hci_set_drvdata(hdev, nxpdev);
  1271. hdev->manufacturer = MANUFACTURER_NXP;
  1272. hdev->open = btnxpuart_open;
  1273. hdev->close = btnxpuart_close;
  1274. hdev->flush = btnxpuart_flush;
  1275. hdev->setup = nxp_setup;
  1276. hdev->send = nxp_enqueue;
  1277. hdev->hw_error = nxp_hw_err;
  1278. hdev->shutdown = nxp_shutdown;
  1279. SET_HCIDEV_DEV(hdev, &serdev->dev);
  1280. if (hci_register_dev(hdev) < 0) {
  1281. dev_err(&serdev->dev, "Can't register HCI device\n");
  1282. hci_free_dev(hdev);
  1283. return -ENODEV;
  1284. }
  1285. ps_setup(hdev);
  1286. return 0;
  1287. }
  1288. static void nxp_serdev_remove(struct serdev_device *serdev)
  1289. {
  1290. struct btnxpuart_dev *nxpdev = serdev_device_get_drvdata(serdev);
  1291. struct hci_dev *hdev = nxpdev->hdev;
  1292. if (is_fw_downloading(nxpdev)) {
  1293. set_bit(BTNXPUART_FW_DOWNLOAD_ABORT, &nxpdev->tx_state);
  1294. clear_bit(BTNXPUART_FW_DOWNLOADING, &nxpdev->tx_state);
  1295. wake_up_interruptible(&nxpdev->check_boot_sign_wait_q);
  1296. wake_up_interruptible(&nxpdev->fw_dnld_done_wait_q);
  1297. } else {
  1298. /* Restore FW baudrate to fw_init_baudrate if changed.
  1299. * This will ensure FW baudrate is in sync with
  1300. * driver baudrate in case this driver is re-inserted.
  1301. */
  1302. if (nxpdev->current_baudrate != nxpdev->fw_init_baudrate) {
  1303. nxpdev->new_baudrate = nxpdev->fw_init_baudrate;
  1304. nxp_set_baudrate_cmd(hdev, NULL);
  1305. }
  1306. }
  1307. ps_cleanup(nxpdev);
  1308. hci_unregister_dev(hdev);
  1309. hci_free_dev(hdev);
  1310. }
  1311. #ifdef CONFIG_PM_SLEEP
  1312. static int nxp_serdev_suspend(struct device *dev)
  1313. {
  1314. struct btnxpuart_dev *nxpdev = dev_get_drvdata(dev);
  1315. struct ps_data *psdata = &nxpdev->psdata;
  1316. ps_control(psdata->hdev, PS_STATE_SLEEP);
  1317. return 0;
  1318. }
  1319. static int nxp_serdev_resume(struct device *dev)
  1320. {
  1321. struct btnxpuart_dev *nxpdev = dev_get_drvdata(dev);
  1322. struct ps_data *psdata = &nxpdev->psdata;
  1323. ps_control(psdata->hdev, PS_STATE_AWAKE);
  1324. return 0;
  1325. }
  1326. #endif
  1327. static struct btnxpuart_data w8987_data __maybe_unused = {
  1328. .helper_fw_name = NULL,
  1329. .fw_name = FIRMWARE_W8987,
  1330. .fw_name_old = FIRMWARE_W8987_OLD,
  1331. };
  1332. static struct btnxpuart_data w8997_data __maybe_unused = {
  1333. .helper_fw_name = FIRMWARE_HELPER,
  1334. .fw_name = FIRMWARE_W8997,
  1335. .fw_name_old = FIRMWARE_W8997_OLD,
  1336. };
  1337. static const struct of_device_id nxpuart_of_match_table[] __maybe_unused = {
  1338. { .compatible = "nxp,88w8987-bt", .data = &w8987_data },
  1339. { .compatible = "nxp,88w8997-bt", .data = &w8997_data },
  1340. { }
  1341. };
  1342. MODULE_DEVICE_TABLE(of, nxpuart_of_match_table);
  1343. static const struct dev_pm_ops nxp_pm_ops = {
  1344. SET_SYSTEM_SLEEP_PM_OPS(nxp_serdev_suspend, nxp_serdev_resume)
  1345. };
  1346. static struct serdev_device_driver nxp_serdev_driver = {
  1347. .probe = nxp_serdev_probe,
  1348. .remove = nxp_serdev_remove,
  1349. .driver = {
  1350. .name = "btnxpuart",
  1351. .of_match_table = of_match_ptr(nxpuart_of_match_table),
  1352. .pm = &nxp_pm_ops,
  1353. },
  1354. };
  1355. module_serdev_device_driver(nxp_serdev_driver);
  1356. MODULE_AUTHOR("Neeraj Sanjay Kale <neeraj.sanjaykale@nxp.com>");
  1357. MODULE_DESCRIPTION("NXP Bluetooth Serial driver");
  1358. MODULE_LICENSE("GPL");