mt8195.c 6.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339
  1. // SPDX-License-Identifier: GPL-2.0
  2. /*
  3. * Copyright (c) 2021 MediaTek Inc.
  4. * Copyright (c) 2024 Collabora Ltd.
  5. * AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>
  6. */
  7. #include <linux/device.h>
  8. #include <linux/interconnect.h>
  9. #include <linux/interconnect-provider.h>
  10. #include <linux/mod_devicetable.h>
  11. #include <linux/module.h>
  12. #include <linux/platform_device.h>
  13. #include <dt-bindings/interconnect/mediatek,mt8195.h>
  14. #include "icc-emi.h"
  15. static struct mtk_icc_node ddr_emi = {
  16. .name = "ddr-emi",
  17. .id = SLAVE_DDR_EMI,
  18. .ep = 1,
  19. };
  20. static struct mtk_icc_node mcusys = {
  21. .name = "mcusys",
  22. .id = MASTER_MCUSYS,
  23. .ep = 0,
  24. .num_links = 1,
  25. .links = { SLAVE_DDR_EMI }
  26. };
  27. static struct mtk_icc_node gpu = {
  28. .name = "gpu",
  29. .id = MASTER_GPUSYS,
  30. .ep = 0,
  31. .num_links = 1,
  32. .links = { SLAVE_DDR_EMI }
  33. };
  34. static struct mtk_icc_node mmsys = {
  35. .name = "mmsys",
  36. .id = MASTER_MMSYS,
  37. .ep = 0,
  38. .num_links = 1,
  39. .links = { SLAVE_DDR_EMI }
  40. };
  41. static struct mtk_icc_node mm_vpu = {
  42. .name = "mm-vpu",
  43. .id = MASTER_MM_VPU,
  44. .ep = 0,
  45. .num_links = 1,
  46. .links = { MASTER_MMSYS }
  47. };
  48. static struct mtk_icc_node mm_disp = {
  49. .name = "mm-disp",
  50. .id = MASTER_MM_DISP,
  51. .ep = 0,
  52. .num_links = 1,
  53. .links = { MASTER_MMSYS }
  54. };
  55. static struct mtk_icc_node mm_vdec = {
  56. .name = "mm-vdec",
  57. .id = MASTER_MM_VDEC,
  58. .ep = 0,
  59. .num_links = 1,
  60. .links = { MASTER_MMSYS }
  61. };
  62. static struct mtk_icc_node mm_venc = {
  63. .name = "mm-venc",
  64. .id = MASTER_MM_VENC,
  65. .ep = 0,
  66. .num_links = 1,
  67. .links = { MASTER_MMSYS }
  68. };
  69. static struct mtk_icc_node mm_cam = {
  70. .name = "mm-cam",
  71. .id = MASTER_MM_CAM,
  72. .ep = 0,
  73. .num_links = 1,
  74. .links = { MASTER_MMSYS }
  75. };
  76. static struct mtk_icc_node mm_img = {
  77. .name = "mm-img",
  78. .id = MASTER_MM_IMG,
  79. .ep = 0,
  80. .num_links = 1,
  81. .links = { MASTER_MMSYS }
  82. };
  83. static struct mtk_icc_node mm_mdp = {
  84. .name = "mm-mdp",
  85. .id = MASTER_MM_MDP,
  86. .ep = 0,
  87. .num_links = 1,
  88. .links = { MASTER_MMSYS }
  89. };
  90. static struct mtk_icc_node vpusys = {
  91. .name = "vpusys",
  92. .id = MASTER_VPUSYS,
  93. .ep = 0,
  94. .num_links = 1,
  95. .links = { SLAVE_DDR_EMI }
  96. };
  97. static struct mtk_icc_node vpu_port0 = {
  98. .name = "vpu-port0",
  99. .id = MASTER_VPU_0,
  100. .ep = 0,
  101. .num_links = 1,
  102. .links = { MASTER_VPUSYS }
  103. };
  104. static struct mtk_icc_node vpu_port1 = {
  105. .name = "vpu-port1",
  106. .id = MASTER_VPU_1,
  107. .ep = 0,
  108. .num_links = 1,
  109. .links = { MASTER_VPUSYS }
  110. };
  111. static struct mtk_icc_node mdlasys = {
  112. .name = "mdlasys",
  113. .id = MASTER_MDLASYS,
  114. .ep = 0,
  115. .num_links = 1,
  116. .links = { SLAVE_DDR_EMI }
  117. };
  118. static struct mtk_icc_node mdla_port0 = {
  119. .name = "mdla-port0",
  120. .id = MASTER_MDLA_0,
  121. .ep = 0,
  122. .num_links = 1,
  123. .links = { MASTER_MDLASYS }
  124. };
  125. static struct mtk_icc_node ufs = {
  126. .name = "ufs",
  127. .id = MASTER_UFS,
  128. .ep = 0,
  129. .num_links = 1,
  130. .links = { SLAVE_DDR_EMI }
  131. };
  132. static struct mtk_icc_node pcie0 = {
  133. .name = "pcie0",
  134. .id = MASTER_PCIE_0,
  135. .ep = 0,
  136. .num_links = 1,
  137. .links = { SLAVE_DDR_EMI }
  138. };
  139. static struct mtk_icc_node pcie1 = {
  140. .name = "pcie1",
  141. .id = MASTER_PCIE_1,
  142. .ep = 0,
  143. .num_links = 1,
  144. .links = { SLAVE_DDR_EMI }
  145. };
  146. static struct mtk_icc_node usb = {
  147. .name = "usb",
  148. .id = MASTER_USB,
  149. .ep = 0,
  150. .num_links = 1,
  151. .links = { SLAVE_DDR_EMI }
  152. };
  153. static struct mtk_icc_node wifi = {
  154. .name = "wifi",
  155. .id = MASTER_WIFI,
  156. .ep = 0,
  157. .num_links = 1,
  158. .links = { SLAVE_DDR_EMI }
  159. };
  160. static struct mtk_icc_node bt = {
  161. .name = "bt",
  162. .id = MASTER_BT,
  163. .ep = 0,
  164. .num_links = 1,
  165. .links = { SLAVE_DDR_EMI }
  166. };
  167. static struct mtk_icc_node netsys = {
  168. .name = "netsys",
  169. .id = MASTER_NETSYS,
  170. .ep = 0,
  171. .num_links = 1,
  172. .links = { SLAVE_DDR_EMI }
  173. };
  174. static struct mtk_icc_node dbgif = {
  175. .name = "dbgif",
  176. .id = MASTER_DBGIF,
  177. .ep = 0,
  178. .num_links = 1,
  179. .links = { SLAVE_DDR_EMI }
  180. };
  181. static struct mtk_icc_node hrt_ddr_emi = {
  182. .name = "hrt-ddr-emi",
  183. .id = SLAVE_HRT_DDR_EMI,
  184. .ep = 2,
  185. };
  186. static struct mtk_icc_node hrt_mmsys = {
  187. .name = "hrt-mmsys",
  188. .id = MASTER_HRT_MMSYS,
  189. .ep = 0,
  190. .num_links = 1,
  191. .links = { SLAVE_HRT_DDR_EMI }
  192. };
  193. static struct mtk_icc_node hrt_mm_disp = {
  194. .name = "hrt-mm-disp",
  195. .id = MASTER_HRT_MM_DISP,
  196. .ep = 0,
  197. .num_links = 1,
  198. .links = { MASTER_HRT_MMSYS }
  199. };
  200. static struct mtk_icc_node hrt_mm_vdec = {
  201. .name = "hrt-mm-vdec",
  202. .id = MASTER_HRT_MM_VDEC,
  203. .ep = 0,
  204. .num_links = 1,
  205. .links = { MASTER_HRT_MMSYS }
  206. };
  207. static struct mtk_icc_node hrt_mm_venc = {
  208. .name = "hrt-mm-venc",
  209. .id = MASTER_HRT_MM_VENC,
  210. .ep = 0,
  211. .num_links = 1,
  212. .links = { MASTER_HRT_MMSYS }
  213. };
  214. static struct mtk_icc_node hrt_mm_cam = {
  215. .name = "hrt-mm-cam",
  216. .id = MASTER_HRT_MM_CAM,
  217. .ep = 0,
  218. .num_links = 1,
  219. .links = { MASTER_HRT_MMSYS }
  220. };
  221. static struct mtk_icc_node hrt_mm_img = {
  222. .name = "hrt-mm-img",
  223. .id = MASTER_HRT_MM_IMG,
  224. .ep = 0,
  225. .num_links = 1,
  226. .links = { MASTER_HRT_MMSYS }
  227. };
  228. static struct mtk_icc_node hrt_mm_mdp = {
  229. .name = "hrt-mm-mdp",
  230. .id = MASTER_HRT_MM_MDP,
  231. .ep = 0,
  232. .num_links = 1,
  233. .links = { MASTER_HRT_MMSYS }
  234. };
  235. static struct mtk_icc_node hrt_dbgif = {
  236. .name = "hrt-dbgif",
  237. .id = MASTER_HRT_DBGIF,
  238. .ep = 0,
  239. .num_links = 1,
  240. .links = { SLAVE_HRT_DDR_EMI }
  241. };
  242. static struct mtk_icc_node *mt8195_emi_icc_nodes[] = {
  243. [SLAVE_DDR_EMI] = &ddr_emi,
  244. [MASTER_MCUSYS] = &mcusys,
  245. [MASTER_GPUSYS] = &gpu,
  246. [MASTER_MMSYS] = &mmsys,
  247. [MASTER_MM_VPU] = &mm_vpu,
  248. [MASTER_MM_DISP] = &mm_disp,
  249. [MASTER_MM_VDEC] = &mm_vdec,
  250. [MASTER_MM_VENC] = &mm_venc,
  251. [MASTER_MM_CAM] = &mm_cam,
  252. [MASTER_MM_IMG] = &mm_img,
  253. [MASTER_MM_MDP] = &mm_mdp,
  254. [MASTER_VPUSYS] = &vpusys,
  255. [MASTER_VPU_0] = &vpu_port0,
  256. [MASTER_VPU_1] = &vpu_port1,
  257. [MASTER_MDLASYS] = &mdlasys,
  258. [MASTER_MDLA_0] = &mdla_port0,
  259. [MASTER_UFS] = &ufs,
  260. [MASTER_PCIE_0] = &pcie0,
  261. [MASTER_PCIE_1] = &pcie1,
  262. [MASTER_USB] = &usb,
  263. [MASTER_WIFI] = &wifi,
  264. [MASTER_BT] = &bt,
  265. [MASTER_NETSYS] = &netsys,
  266. [MASTER_DBGIF] = &dbgif,
  267. [SLAVE_HRT_DDR_EMI] = &hrt_ddr_emi,
  268. [MASTER_HRT_MMSYS] = &hrt_mmsys,
  269. [MASTER_HRT_MM_DISP] = &hrt_mm_disp,
  270. [MASTER_HRT_MM_VDEC] = &hrt_mm_vdec,
  271. [MASTER_HRT_MM_VENC] = &hrt_mm_venc,
  272. [MASTER_HRT_MM_CAM] = &hrt_mm_cam,
  273. [MASTER_HRT_MM_IMG] = &hrt_mm_img,
  274. [MASTER_HRT_MM_MDP] = &hrt_mm_mdp,
  275. [MASTER_HRT_DBGIF] = &hrt_dbgif
  276. };
  277. static struct mtk_icc_desc mt8195_emi_icc = {
  278. .nodes = mt8195_emi_icc_nodes,
  279. .num_nodes = ARRAY_SIZE(mt8195_emi_icc_nodes),
  280. };
  281. static const struct of_device_id mtk_mt8195_emi_icc_of_match[] = {
  282. { .compatible = "mediatek,mt8195-emi", .data = &mt8195_emi_icc },
  283. { /* sentinel */ },
  284. };
  285. MODULE_DEVICE_TABLE(of, mtk_mt8195_emi_icc_of_match);
  286. static struct platform_driver mtk_emi_icc_mt8195_driver = {
  287. .driver = {
  288. .name = "emi-icc-mt8195",
  289. .of_match_table = mtk_mt8195_emi_icc_of_match,
  290. .sync_state = icc_sync_state,
  291. },
  292. .probe = mtk_emi_icc_probe,
  293. .remove_new = mtk_emi_icc_remove,
  294. };
  295. module_platform_driver(mtk_emi_icc_mt8195_driver);
  296. MODULE_AUTHOR("AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>");
  297. MODULE_DESCRIPTION("MediaTek MT8195 EMI ICC driver");
  298. MODULE_LICENSE("GPL");