dpaa2-console.c 7.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329
  1. // SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
  2. /*
  3. * Freescale DPAA2 Platforms Console Driver
  4. *
  5. * Copyright 2015-2016 Freescale Semiconductor Inc.
  6. * Copyright 2018 NXP
  7. */
  8. #define pr_fmt(fmt) "dpaa2-console: " fmt
  9. #include <linux/module.h>
  10. #include <linux/of.h>
  11. #include <linux/of_address.h>
  12. #include <linux/miscdevice.h>
  13. #include <linux/platform_device.h>
  14. #include <linux/uaccess.h>
  15. #include <linux/slab.h>
  16. #include <linux/fs.h>
  17. #include <linux/io.h>
  18. /* MC firmware base low/high registers indexes */
  19. #define MCFBALR_OFFSET 0
  20. #define MCFBAHR_OFFSET 1
  21. /* Bit masks used to get the most/least significant part of the MC base addr */
  22. #define MC_FW_ADDR_MASK_HIGH 0x1FFFF
  23. #define MC_FW_ADDR_MASK_LOW 0xE0000000
  24. #define MC_BUFFER_OFFSET 0x01000000
  25. #define MC_BUFFER_SIZE (1024 * 1024 * 16)
  26. #define MC_OFFSET_DELTA MC_BUFFER_OFFSET
  27. #define AIOP_BUFFER_OFFSET 0x06000000
  28. #define AIOP_BUFFER_SIZE (1024 * 1024 * 16)
  29. #define AIOP_OFFSET_DELTA 0
  30. #define LOG_HEADER_FLAG_BUFFER_WRAPAROUND 0x80000000
  31. #define LAST_BYTE(a) ((a) & ~(LOG_HEADER_FLAG_BUFFER_WRAPAROUND))
  32. /* MC and AIOP Magic words */
  33. #define MAGIC_MC 0x4d430100
  34. #define MAGIC_AIOP 0x41494F50
  35. struct log_header {
  36. __le32 magic_word;
  37. char reserved[4];
  38. __le32 buf_start;
  39. __le32 buf_length;
  40. __le32 last_byte;
  41. };
  42. struct console_data {
  43. void __iomem *map_addr;
  44. struct log_header __iomem *hdr;
  45. void __iomem *start_addr;
  46. void __iomem *end_addr;
  47. void __iomem *end_of_data;
  48. void __iomem *cur_ptr;
  49. };
  50. static struct resource mc_base_addr;
  51. static inline void adjust_end(struct console_data *cd)
  52. {
  53. u32 last_byte = readl(&cd->hdr->last_byte);
  54. cd->end_of_data = cd->start_addr + LAST_BYTE(last_byte);
  55. }
  56. static u64 get_mc_fw_base_address(void)
  57. {
  58. u64 mcfwbase = 0ULL;
  59. u32 __iomem *mcfbaregs;
  60. mcfbaregs = ioremap(mc_base_addr.start, resource_size(&mc_base_addr));
  61. if (!mcfbaregs) {
  62. pr_err("could not map MC Firmware Base registers\n");
  63. return 0;
  64. }
  65. mcfwbase = readl(mcfbaregs + MCFBAHR_OFFSET) &
  66. MC_FW_ADDR_MASK_HIGH;
  67. mcfwbase <<= 32;
  68. mcfwbase |= readl(mcfbaregs + MCFBALR_OFFSET) & MC_FW_ADDR_MASK_LOW;
  69. iounmap(mcfbaregs);
  70. pr_debug("MC base address at 0x%016llx\n", mcfwbase);
  71. return mcfwbase;
  72. }
  73. static ssize_t dpaa2_console_size(struct console_data *cd)
  74. {
  75. ssize_t size;
  76. if (cd->cur_ptr <= cd->end_of_data)
  77. size = cd->end_of_data - cd->cur_ptr;
  78. else
  79. size = (cd->end_addr - cd->cur_ptr) +
  80. (cd->end_of_data - cd->start_addr);
  81. return size;
  82. }
  83. static int dpaa2_generic_console_open(struct inode *node, struct file *fp,
  84. u64 offset, u64 size,
  85. u32 expected_magic,
  86. u32 offset_delta)
  87. {
  88. u32 read_magic, wrapped, last_byte, buf_start, buf_length;
  89. struct console_data *cd;
  90. u64 base_addr;
  91. int err;
  92. cd = kmalloc(sizeof(*cd), GFP_KERNEL);
  93. if (!cd)
  94. return -ENOMEM;
  95. base_addr = get_mc_fw_base_address();
  96. if (!base_addr) {
  97. err = -EIO;
  98. goto err_fwba;
  99. }
  100. cd->map_addr = ioremap(base_addr + offset, size);
  101. if (!cd->map_addr) {
  102. pr_err("cannot map console log memory\n");
  103. err = -EIO;
  104. goto err_ioremap;
  105. }
  106. cd->hdr = (struct log_header __iomem *)cd->map_addr;
  107. read_magic = readl(&cd->hdr->magic_word);
  108. last_byte = readl(&cd->hdr->last_byte);
  109. buf_start = readl(&cd->hdr->buf_start);
  110. buf_length = readl(&cd->hdr->buf_length);
  111. if (read_magic != expected_magic) {
  112. pr_warn("expected = %08x, read = %08x\n",
  113. expected_magic, read_magic);
  114. err = -EIO;
  115. goto err_magic;
  116. }
  117. cd->start_addr = cd->map_addr + buf_start - offset_delta;
  118. cd->end_addr = cd->start_addr + buf_length;
  119. wrapped = last_byte & LOG_HEADER_FLAG_BUFFER_WRAPAROUND;
  120. adjust_end(cd);
  121. if (wrapped && cd->end_of_data != cd->end_addr)
  122. cd->cur_ptr = cd->end_of_data + 1;
  123. else
  124. cd->cur_ptr = cd->start_addr;
  125. fp->private_data = cd;
  126. return 0;
  127. err_magic:
  128. iounmap(cd->map_addr);
  129. err_ioremap:
  130. err_fwba:
  131. kfree(cd);
  132. return err;
  133. }
  134. static int dpaa2_mc_console_open(struct inode *node, struct file *fp)
  135. {
  136. return dpaa2_generic_console_open(node, fp,
  137. MC_BUFFER_OFFSET, MC_BUFFER_SIZE,
  138. MAGIC_MC, MC_OFFSET_DELTA);
  139. }
  140. static int dpaa2_aiop_console_open(struct inode *node, struct file *fp)
  141. {
  142. return dpaa2_generic_console_open(node, fp,
  143. AIOP_BUFFER_OFFSET, AIOP_BUFFER_SIZE,
  144. MAGIC_AIOP, AIOP_OFFSET_DELTA);
  145. }
  146. static int dpaa2_console_close(struct inode *node, struct file *fp)
  147. {
  148. struct console_data *cd = fp->private_data;
  149. iounmap(cd->map_addr);
  150. kfree(cd);
  151. return 0;
  152. }
  153. static ssize_t dpaa2_console_read(struct file *fp, char __user *buf,
  154. size_t count, loff_t *f_pos)
  155. {
  156. struct console_data *cd = fp->private_data;
  157. size_t bytes = dpaa2_console_size(cd);
  158. size_t bytes_end = cd->end_addr - cd->cur_ptr;
  159. size_t written = 0;
  160. void *kbuf;
  161. int err;
  162. /* Check if we need to adjust the end of data addr */
  163. adjust_end(cd);
  164. if (cd->end_of_data == cd->cur_ptr)
  165. return 0;
  166. if (count < bytes)
  167. bytes = count;
  168. kbuf = kmalloc(bytes, GFP_KERNEL);
  169. if (!kbuf)
  170. return -ENOMEM;
  171. if (bytes > bytes_end) {
  172. memcpy_fromio(kbuf, cd->cur_ptr, bytes_end);
  173. if (copy_to_user(buf, kbuf, bytes_end)) {
  174. err = -EFAULT;
  175. goto err_free_buf;
  176. }
  177. buf += bytes_end;
  178. cd->cur_ptr = cd->start_addr;
  179. bytes -= bytes_end;
  180. written += bytes_end;
  181. }
  182. memcpy_fromio(kbuf, cd->cur_ptr, bytes);
  183. if (copy_to_user(buf, kbuf, bytes)) {
  184. err = -EFAULT;
  185. goto err_free_buf;
  186. }
  187. cd->cur_ptr += bytes;
  188. written += bytes;
  189. kfree(kbuf);
  190. return written;
  191. err_free_buf:
  192. kfree(kbuf);
  193. return err;
  194. }
  195. static const struct file_operations dpaa2_mc_console_fops = {
  196. .owner = THIS_MODULE,
  197. .open = dpaa2_mc_console_open,
  198. .release = dpaa2_console_close,
  199. .read = dpaa2_console_read,
  200. };
  201. static struct miscdevice dpaa2_mc_console_dev = {
  202. .minor = MISC_DYNAMIC_MINOR,
  203. .name = "dpaa2_mc_console",
  204. .fops = &dpaa2_mc_console_fops
  205. };
  206. static const struct file_operations dpaa2_aiop_console_fops = {
  207. .owner = THIS_MODULE,
  208. .open = dpaa2_aiop_console_open,
  209. .release = dpaa2_console_close,
  210. .read = dpaa2_console_read,
  211. };
  212. static struct miscdevice dpaa2_aiop_console_dev = {
  213. .minor = MISC_DYNAMIC_MINOR,
  214. .name = "dpaa2_aiop_console",
  215. .fops = &dpaa2_aiop_console_fops
  216. };
  217. static int dpaa2_console_probe(struct platform_device *pdev)
  218. {
  219. int error;
  220. error = of_address_to_resource(pdev->dev.of_node, 0, &mc_base_addr);
  221. if (error < 0) {
  222. pr_err("of_address_to_resource() failed for %pOF with %d\n",
  223. pdev->dev.of_node, error);
  224. return error;
  225. }
  226. error = misc_register(&dpaa2_mc_console_dev);
  227. if (error) {
  228. pr_err("cannot register device %s\n",
  229. dpaa2_mc_console_dev.name);
  230. goto err_register_mc;
  231. }
  232. error = misc_register(&dpaa2_aiop_console_dev);
  233. if (error) {
  234. pr_err("cannot register device %s\n",
  235. dpaa2_aiop_console_dev.name);
  236. goto err_register_aiop;
  237. }
  238. return 0;
  239. err_register_aiop:
  240. misc_deregister(&dpaa2_mc_console_dev);
  241. err_register_mc:
  242. return error;
  243. }
  244. static void dpaa2_console_remove(struct platform_device *pdev)
  245. {
  246. misc_deregister(&dpaa2_mc_console_dev);
  247. misc_deregister(&dpaa2_aiop_console_dev);
  248. }
  249. static const struct of_device_id dpaa2_console_match_table[] = {
  250. { .compatible = "fsl,dpaa2-console",},
  251. {},
  252. };
  253. MODULE_DEVICE_TABLE(of, dpaa2_console_match_table);
  254. static struct platform_driver dpaa2_console_driver = {
  255. .driver = {
  256. .name = "dpaa2-console",
  257. .pm = NULL,
  258. .of_match_table = dpaa2_console_match_table,
  259. },
  260. .probe = dpaa2_console_probe,
  261. .remove_new = dpaa2_console_remove,
  262. };
  263. module_platform_driver(dpaa2_console_driver);
  264. MODULE_LICENSE("Dual BSD/GPL");
  265. MODULE_AUTHOR("Roy Pledge <roy.pledge@nxp.com>");
  266. MODULE_DESCRIPTION("DPAA2 console driver");