jh7110-starfive-visionfive-2-u-boot.dtsi 1.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106
  1. // SPDX-License-Identifier: GPL-2.0 OR MIT
  2. /*
  3. * Copyright (C) 2023 StarFive Technology Co., Ltd.
  4. */
  5. #include "binman.dtsi"
  6. #include "jh7110-u-boot.dtsi"
  7. / {
  8. chosen {
  9. bootph-pre-ram;
  10. };
  11. firmware {
  12. spi0 = &qspi;
  13. bootph-pre-ram;
  14. };
  15. config {
  16. bootph-pre-ram;
  17. u-boot,spl-payload-offset = <0x100000>;
  18. };
  19. memory@40000000 {
  20. bootph-pre-ram;
  21. };
  22. };
  23. &uart0 {
  24. bootph-pre-ram;
  25. };
  26. &mmc0 {
  27. bootph-pre-ram;
  28. };
  29. &mmc1 {
  30. bootph-pre-ram;
  31. };
  32. &qspi {
  33. bootph-pre-ram;
  34. nor-flash@0 {
  35. bootph-pre-ram;
  36. };
  37. };
  38. &sysgpio {
  39. bootph-pre-ram;
  40. };
  41. &mmc0_pins {
  42. bootph-pre-ram;
  43. mmc0-pins-rest {
  44. bootph-pre-ram;
  45. };
  46. };
  47. &mmc1_pins {
  48. bootph-pre-ram;
  49. mmc1-pins0 {
  50. bootph-pre-ram;
  51. };
  52. mmc1-pins1 {
  53. bootph-pre-ram;
  54. };
  55. };
  56. &i2c5_pins {
  57. bootph-pre-ram;
  58. i2c-pins {
  59. bootph-pre-ram;
  60. };
  61. };
  62. &i2c5 {
  63. bootph-pre-ram;
  64. eeprom@50 {
  65. bootph-pre-ram;
  66. };
  67. };
  68. &binman {
  69. itb {
  70. fit {
  71. images {
  72. fdt-1 {
  73. description = "NAME";
  74. load = <0x40400000>;
  75. compression = "none";
  76. uboot_fdt_blob: blob-ext {
  77. filename = "u-boot.dtb";
  78. };
  79. };
  80. };
  81. configurations {
  82. conf-1 {
  83. fdt = "fdt-1";
  84. };
  85. };
  86. };
  87. };
  88. };