mediatek,pciesys.txt 616 B

123456789101112131415161718192021222324
  1. MediaTek PCIESYS controller
  2. ============================
  3. The MediaTek PCIESYS controller provides various clocks to the system.
  4. Required Properties:
  5. - compatible: Should be:
  6. - "mediatek,mt7622-pciesys", "syscon"
  7. - #clock-cells: Must be 1
  8. - #reset-cells: Must be 1
  9. The PCIESYS controller uses the common clk binding from
  10. Documentation/devicetree/bindings/clock/clock-bindings.txt
  11. The available clocks are defined in dt-bindings/clock/mt*-clk.h.
  12. Example:
  13. pciesys: pciesys@1a100800 {
  14. compatible = "mediatek,mt7622-pciesys", "syscon";
  15. reg = <0 0x1a100800 0 0x1000>;
  16. #clock-cells = <1>;
  17. #reset-cells = <1>;
  18. };