hisilicon,hip07-sec.txt 2.2 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667
  1. * Hisilicon hip07 Security Accelerator (SEC)
  2. Required properties:
  3. - compatible: Must contain one of
  4. - "hisilicon,hip06-sec"
  5. - "hisilicon,hip07-sec"
  6. - reg: Memory addresses and lengths of the memory regions through which
  7. this device is controlled.
  8. Region 0 has registers to control the backend processing engines.
  9. Region 1 has registers for functionality common to all queues.
  10. Regions 2-18 have registers for the 16 individual queues which are isolated
  11. both in hardware and within the driver.
  12. - interrupts: Interrupt specifiers.
  13. Refer to interrupt-controller/interrupts.txt for generic interrupt client node
  14. bindings.
  15. Interrupt 0 is for the SEC unit error queue.
  16. Interrupt 2N + 1 is the completion interrupt for queue N.
  17. Interrupt 2N + 2 is the error interrupt for queue N.
  18. - dma-coherent: The driver assumes coherent dma is possible.
  19. Optional properties:
  20. - iommus: The SEC units are behind smmu-v3 iommus.
  21. Refer to iommu/arm,smmu-v3.txt for more information.
  22. Example:
  23. p1_sec_a: crypto@400,d2000000 {
  24. compatible = "hisilicon,hip07-sec";
  25. reg = <0x400 0xd0000000 0x0 0x10000
  26. 0x400 0xd2000000 0x0 0x10000
  27. 0x400 0xd2010000 0x0 0x10000
  28. 0x400 0xd2020000 0x0 0x10000
  29. 0x400 0xd2030000 0x0 0x10000
  30. 0x400 0xd2040000 0x0 0x10000
  31. 0x400 0xd2050000 0x0 0x10000
  32. 0x400 0xd2060000 0x0 0x10000
  33. 0x400 0xd2070000 0x0 0x10000
  34. 0x400 0xd2080000 0x0 0x10000
  35. 0x400 0xd2090000 0x0 0x10000
  36. 0x400 0xd20a0000 0x0 0x10000
  37. 0x400 0xd20b0000 0x0 0x10000
  38. 0x400 0xd20c0000 0x0 0x10000
  39. 0x400 0xd20d0000 0x0 0x10000
  40. 0x400 0xd20e0000 0x0 0x10000
  41. 0x400 0xd20f0000 0x0 0x10000
  42. 0x400 0xd2100000 0x0 0x10000>;
  43. interrupt-parent = <&p1_mbigen_sec_a>;
  44. iommus = <&p1_smmu_alg_a 0x600>;
  45. dma-coherent;
  46. interrupts = <576 4>,
  47. <577 1>, <578 4>,
  48. <579 1>, <580 4>,
  49. <581 1>, <582 4>,
  50. <583 1>, <584 4>,
  51. <585 1>, <586 4>,
  52. <587 1>, <588 4>,
  53. <589 1>, <590 4>,
  54. <591 1>, <592 4>,
  55. <593 1>, <594 4>,
  56. <595 1>, <596 4>,
  57. <597 1>, <598 4>,
  58. <599 1>, <600 4>,
  59. <601 1>, <602 4>,
  60. <603 1>, <604 4>,
  61. <605 1>, <606 4>,
  62. <607 1>, <608 4>;
  63. };