thine,thc63lvd1024.txt 1.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960
  1. Thine Electronics THC63LVD1024 LVDS decoder
  2. -------------------------------------------
  3. The THC63LVD1024 is a dual link LVDS receiver designed to convert LVDS streams
  4. to parallel data outputs. The chip supports single/dual input/output modes,
  5. handling up to two LVDS input streams and up to two digital CMOS/TTL outputs.
  6. Single or dual operation mode, output data mapping and DDR output modes are
  7. configured through input signals and the chip does not expose any control bus.
  8. Required properties:
  9. - compatible: Shall be "thine,thc63lvd1024"
  10. - vcc-supply: Power supply for TTL output, TTL CLOCKOUT signal, LVDS input,
  11. PPL and digital circuitry
  12. Optional properties:
  13. - powerdown-gpios: Power down GPIO signal, pin name "/PDWN". Active low
  14. - oe-gpios: Output enable GPIO signal, pin name "OE". Active high
  15. The THC63LVD1024 video port connections are modeled according
  16. to OF graph bindings specified by Documentation/devicetree/bindings/graph.txt
  17. Required video port nodes:
  18. - port@0: First LVDS input port
  19. - port@2: First digital CMOS/TTL parallel output
  20. Optional video port nodes:
  21. - port@1: Second LVDS input port
  22. - port@3: Second digital CMOS/TTL parallel output
  23. Example:
  24. --------
  25. thc63lvd1024: lvds-decoder {
  26. compatible = "thine,thc63lvd1024";
  27. vcc-supply = <&reg_lvds_vcc>;
  28. powerdown-gpios = <&gpio4 15 GPIO_ACTIVE_LOW>;
  29. ports {
  30. #address-cells = <1>;
  31. #size-cells = <0>;
  32. port@0 {
  33. reg = <0>;
  34. lvds_dec_in_0: endpoint {
  35. remote-endpoint = <&lvds_out>;
  36. };
  37. };
  38. port@2{
  39. reg = <2>;
  40. lvds_dec_out_2: endpoint {
  41. remote-endpoint = <&adv7511_in>;
  42. };
  43. };
  44. };
  45. };