etnaviv-drm.txt 1.3 KB

123456789101112131415161718192021222324252627282930313233343536
  1. Vivante GPU core devices
  2. ========================
  3. Required properties:
  4. - compatible: Should be "vivante,gc"
  5. A more specific compatible is not needed, as the cores contain chip
  6. identification registers at fixed locations, which provide all the
  7. necessary information to the driver.
  8. - reg: should be register base and length as documented in the
  9. datasheet
  10. - interrupts: Should contain the cores interrupt line
  11. - clocks: should contain one clock for entry in clock-names
  12. see Documentation/devicetree/bindings/clock/clock-bindings.txt
  13. - clock-names:
  14. - "bus": AXI/master interface clock
  15. - "reg": AHB/slave interface clock
  16. (only required if GPU can gate slave interface independently)
  17. - "core": GPU core clock
  18. - "shader": Shader clock (only required if GPU has feature PIPE_3D)
  19. Optional properties:
  20. - power-domains: a power domain consumer specifier according to
  21. Documentation/devicetree/bindings/power/power_domain.txt
  22. example:
  23. gpu_3d: gpu@130000 {
  24. compatible = "vivante,gc";
  25. reg = <0x00130000 0x4000>;
  26. interrupts = <0 9 IRQ_TYPE_LEVEL_HIGH>;
  27. clocks = <&clks IMX6QDL_CLK_GPU3D_AXI>,
  28. <&clks IMX6QDL_CLK_GPU3D_CORE>,
  29. <&clks IMX6QDL_CLK_GPU3D_SHADER>;
  30. clock-names = "bus", "core", "shader";
  31. power-domains = <&gpc 1>;
  32. };