exynos_hdmi.txt 2.5 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364
  1. Device-Tree bindings for drm hdmi driver
  2. Required properties:
  3. - compatible: value should be one among the following:
  4. 1) "samsung,exynos4210-hdmi"
  5. 2) "samsung,exynos4212-hdmi"
  6. 3) "samsung,exynos5420-hdmi"
  7. 4) "samsung,exynos5433-hdmi"
  8. - reg: physical base address of the hdmi and length of memory mapped
  9. region.
  10. - interrupts: interrupt number to the cpu.
  11. - hpd-gpios: following information about the hotplug gpio pin.
  12. a) phandle of the gpio controller node.
  13. b) pin number within the gpio controller.
  14. c) optional flags and pull up/down.
  15. - ddc: phandle to the hdmi ddc node
  16. - phy: phandle to the hdmi phy node
  17. - samsung,syscon-phandle: phandle for system controller node for PMU.
  18. - #sound-dai-cells: should be 0.
  19. Required properties for Exynos 4210, 4212, 5420 and 5433:
  20. - clocks: list of clock IDs from SoC clock driver.
  21. a) hdmi: Gate of HDMI IP bus clock.
  22. b) sclk_hdmi: Gate of HDMI special clock.
  23. c) sclk_pixel: Pixel special clock, one of the two possible inputs of
  24. HDMI clock mux.
  25. d) sclk_hdmiphy: HDMI PHY clock output, one of two possible inputs of
  26. HDMI clock mux.
  27. e) mout_hdmi: It is required by the driver to switch between the 2
  28. parents i.e. sclk_pixel and sclk_hdmiphy. If hdmiphy is stable
  29. after configuration, parent is set to sclk_hdmiphy else
  30. sclk_pixel.
  31. - clock-names: aliases as per driver requirements for above clock IDs:
  32. "hdmi", "sclk_hdmi", "sclk_pixel", "sclk_hdmiphy" and "mout_hdmi".
  33. Required properties for Exynos 5433:
  34. - clocks: list of clock specifiers according to common clock bindings.
  35. a) hdmi_pclk: Gate of HDMI IP APB bus.
  36. b) hdmi_i_pclk: Gate of HDMI-PHY IP APB bus.
  37. d) i_tmds_clk: Gate of HDMI TMDS clock.
  38. e) i_pixel_clk: Gate of HDMI pixel clock.
  39. f) i_spdif_clk: Gate of HDMI SPDIF clock.
  40. g) oscclk: Oscillator clock, used as parent of following *_user clocks
  41. in case HDMI-PHY is not operational.
  42. h) tmds_clko: TMDS clock generated by HDMI-PHY.
  43. i) tmds_clko_user: MUX used to switch between oscclk and tmds_clko,
  44. respectively if HDMI-PHY is off and operational.
  45. j) pixel_clko: Pixel clock generated by HDMI-PHY.
  46. k) pixel_clko_user: MUX used to switch between oscclk and pixel_clko,
  47. respectively if HDMI-PHY is off and operational.
  48. - clock-names: aliases for above clock specfiers.
  49. - samsung,sysreg: handle to syscon used to control the system registers.
  50. Example:
  51. hdmi {
  52. compatible = "samsung,exynos4212-hdmi";
  53. reg = <0x14530000 0x100000>;
  54. interrupts = <0 95 0>;
  55. hpd-gpios = <&gpx3 7 1>;
  56. ddc = <&hdmi_ddc_node>;
  57. phy = <&hdmi_phy_node>;
  58. samsung,syscon-phandle = <&pmu_system_controller>;
  59. };