owl-dma.txt 1.7 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647
  1. * Actions Semi Owl SoCs DMA controller
  2. This binding follows the generic DMA bindings defined in dma.txt.
  3. Required properties:
  4. - compatible: Should be "actions,s900-dma".
  5. - reg: Should contain DMA registers location and length.
  6. - interrupts: Should contain 4 interrupts shared by all channel.
  7. - #dma-cells: Must be <1>. Used to represent the number of integer
  8. cells in the dmas property of client device.
  9. - dma-channels: Physical channels supported.
  10. - dma-requests: Number of DMA request signals supported by the controller.
  11. Refer to Documentation/devicetree/bindings/dma/dma.txt
  12. - clocks: Phandle and Specifier of the clock feeding the DMA controller.
  13. Example:
  14. Controller:
  15. dma: dma-controller@e0260000 {
  16. compatible = "actions,s900-dma";
  17. reg = <0x0 0xe0260000 0x0 0x1000>;
  18. interrupts = <GIC_SPI 57 IRQ_TYPE_LEVEL_HIGH>,
  19. <GIC_SPI 58 IRQ_TYPE_LEVEL_HIGH>,
  20. <GIC_SPI 59 IRQ_TYPE_LEVEL_HIGH>,
  21. <GIC_SPI 60 IRQ_TYPE_LEVEL_HIGH>;
  22. #dma-cells = <1>;
  23. dma-channels = <12>;
  24. dma-requests = <46>;
  25. clocks = <&clock CLK_DMAC>;
  26. };
  27. Client:
  28. DMA clients connected to the Actions Semi Owl SoCs DMA controller must
  29. use the format described in the dma.txt file, using a two-cell specifier
  30. for each channel.
  31. The two cells in order are:
  32. 1. A phandle pointing to the DMA controller.
  33. 2. The channel id.
  34. uart5: serial@e012a000 {
  35. ...
  36. dma-names = "tx", "rx";
  37. dmas = <&dma 26>, <&dma 27>;
  38. ...
  39. };