coda.txt 1.0 KB

12345678910111213141516171819202122232425262728293031
  1. Chips&Media Coda multi-standard codec IP
  2. ========================================
  3. Coda codec IPs are present in i.MX SoCs in various versions,
  4. called VPU (Video Processing Unit).
  5. Required properties:
  6. - compatible : should be "fsl,<chip>-src" for i.MX SoCs:
  7. (a) "fsl,imx27-vpu" for CodaDx6 present in i.MX27
  8. (b) "fsl,imx51-vpu" for CodaHx4 present in i.MX51
  9. (c) "fsl,imx53-vpu" for CODA7541 present in i.MX53
  10. (d) "fsl,imx6q-vpu" for CODA960 present in i.MX6q
  11. - reg: should be register base and length as documented in the
  12. SoC reference manual
  13. - interrupts : Should contain the VPU interrupt. For CODA960,
  14. a second interrupt is needed for the MJPEG unit.
  15. - clocks : Should contain the ahb and per clocks, in the order
  16. determined by the clock-names property.
  17. - clock-names : Should be "ahb", "per"
  18. - iram : phandle pointing to the SRAM device node
  19. Example:
  20. vpu: vpu@63ff4000 {
  21. compatible = "fsl,imx53-vpu";
  22. reg = <0x63ff4000 0x1000>;
  23. interrupts = <9>;
  24. clocks = <&clks 63>, <&clks 63>;
  25. clock-names = "ahb", "per";
  26. iram = <&ocram>;
  27. };