sunxi-mmc.txt 1.6 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152
  1. * Allwinner sunxi MMC controller
  2. The highspeed MMC host controller on Allwinner SoCs provides an interface
  3. for MMC, SD and SDIO types of memory cards.
  4. Supported maximum speeds are the ones of the eMMC standard 4.5 as well
  5. as the speed of SD standard 3.0.
  6. Absolute maximum transfer rate is 200MB/s
  7. Required properties:
  8. - compatible : should be one of:
  9. * "allwinner,sun4i-a10-mmc"
  10. * "allwinner,sun5i-a13-mmc"
  11. * "allwinner,sun7i-a20-mmc"
  12. * "allwinner,sun8i-a83t-emmc"
  13. * "allwinner,sun9i-a80-mmc"
  14. * "allwinner,sun50i-a64-emmc"
  15. * "allwinner,sun50i-a64-mmc"
  16. * "allwinner,sun50i-h6-emmc", "allwinner.sun50i-a64-emmc"
  17. * "allwinner,sun50i-h6-mmc", "allwinner.sun50i-a64-mmc"
  18. - reg : mmc controller base registers
  19. - clocks : a list with 4 phandle + clock specifier pairs
  20. - clock-names : must contain "ahb", "mmc", "output" and "sample"
  21. - interrupts : mmc controller interrupt
  22. Optional properties:
  23. - resets : phandle + reset specifier pair
  24. - reset-names : must contain "ahb"
  25. - for cd, bus-width and additional generic mmc parameters
  26. please refer to mmc.txt within this directory
  27. Examples:
  28. - Within .dtsi:
  29. mmc0: mmc@1c0f000 {
  30. compatible = "allwinner,sun5i-a13-mmc";
  31. reg = <0x01c0f000 0x1000>;
  32. clocks = <&ahb_gates 8>, <&mmc0_clk>, <&mmc0_output_clk>, <&mmc0_sample_clk>;
  33. clock-names = "ahb", "mod", "output", "sample";
  34. interrupts = <0 32 4>;
  35. status = "disabled";
  36. };
  37. - Within dts:
  38. mmc0: mmc@1c0f000 {
  39. pinctrl-names = "default", "default";
  40. pinctrl-0 = <&mmc0_pins_a>;
  41. pinctrl-1 = <&mmc0_cd_pin_reference_design>;
  42. bus-width = <4>;
  43. cd-gpios = <&pio 7 1 0>; /* PH1 */
  44. cd-inverted;
  45. status = "okay";
  46. };