nvidia-tegra20-nand.txt 2.0 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364
  1. NVIDIA Tegra NAND Flash controller
  2. Required properties:
  3. - compatible: Must be one of:
  4. - "nvidia,tegra20-nand"
  5. - reg: MMIO address range
  6. - interrupts: interrupt output of the NFC controller
  7. - clocks: Must contain an entry for each entry in clock-names.
  8. See ../clocks/clock-bindings.txt for details.
  9. - clock-names: Must include the following entries:
  10. - nand
  11. - resets: Must contain an entry for each entry in reset-names.
  12. See ../reset/reset.txt for details.
  13. - reset-names: Must include the following entries:
  14. - nand
  15. Optional children nodes:
  16. Individual NAND chips are children of the NAND controller node. Currently
  17. only one NAND chip supported.
  18. Required children node properties:
  19. - reg: An integer ranging from 1 to 6 representing the CS line to use.
  20. Optional children node properties:
  21. - nand-ecc-mode: String, operation mode of the NAND ecc mode. Currently only
  22. "hw" is supported.
  23. - nand-ecc-algo: string, algorithm of NAND ECC.
  24. Supported values with "hw" ECC mode are: "rs", "bch".
  25. - nand-bus-width : See nand.txt
  26. - nand-on-flash-bbt: See nand.txt
  27. - nand-ecc-strength: integer representing the number of bits to correct
  28. per ECC step (always 512). Supported strength using HW ECC
  29. modes are:
  30. - RS: 4, 6, 8
  31. - BCH: 4, 8, 14, 16
  32. - nand-ecc-maximize: See nand.txt
  33. - nand-is-boot-medium: Makes sure only ECC strengths supported by the boot ROM
  34. are chosen.
  35. - wp-gpios: GPIO specifier for the write protect pin.
  36. Optional child node of NAND chip nodes:
  37. Partitions: see partition.txt
  38. Example:
  39. nand-controller@70008000 {
  40. compatible = "nvidia,tegra20-nand";
  41. reg = <0x70008000 0x100>;
  42. interrupts = <GIC_SPI 24 IRQ_TYPE_LEVEL_HIGH>;
  43. clocks = <&tegra_car TEGRA20_CLK_NDFLASH>;
  44. clock-names = "nand";
  45. resets = <&tegra_car 13>;
  46. reset-names = "nand";
  47. nand@0 {
  48. reg = <0>;
  49. #address-cells = <1>;
  50. #size-cells = <1>;
  51. nand-bus-width = <8>;
  52. nand-on-flash-bbt;
  53. nand-ecc-algo = "bch";
  54. nand-ecc-strength = <8>;
  55. wp-gpios = <&gpio TEGRA_GPIO(S, 0) GPIO_ACTIVE_LOW>;
  56. };
  57. };