andestech-boards 1.4 KB

12345678910111213141516171819202122232425262728293031323334353637383940
  1. Andestech(nds32) AE3XX Platform
  2. -----------------------------------------------------------------------------
  3. The AE3XX prototype demonstrates the AE3XX example platform on the FPGA. It
  4. is composed of one Andestech(nds32) processor and AE3XX.
  5. Required properties (in root node):
  6. - compatible = "andestech,ae3xx";
  7. Example:
  8. /dts-v1/;
  9. / {
  10. compatible = "andestech,ae3xx";
  11. #address-cells = <1>;
  12. #size-cells = <1>;
  13. interrupt-parent = <&intc>;
  14. };
  15. Andestech(nds32) AG101P Platform
  16. -----------------------------------------------------------------------------
  17. AG101P is a generic SoC Platform IP that works with any of Andestech(nds32)
  18. processors to provide a cost-effective and high performance solution for
  19. majority of embedded systems in variety of application domains. Users may
  20. simply attach their IP on one of the system buses together with certain glue
  21. logics to complete a SoC solution for a specific application. With
  22. comprehensive simulation and design environments, users may evaluate the
  23. system performance of their applications and track bugs of their designs
  24. efficiently. The optional hardware development platform further provides real
  25. system environment for early prototyping and software/hardware co-development.
  26. Required properties (in root node):
  27. compatible = "andestech,ag101p";
  28. Example:
  29. /dts-v1/;
  30. / {
  31. compatible = "andestech,ag101p";
  32. #address-cells = <1>;
  33. #size-cells = <1>;
  34. interrupt-parent = <&intc>;
  35. };