oxnas-dwmac.txt 1.1 KB

1234567891011121314151617181920212223242526272829303132333435363738
  1. * Oxford Semiconductor OXNAS DWMAC Ethernet controller
  2. The device inherits all the properties of the dwmac/stmmac devices
  3. described in the file stmmac.txt in the current directory with the
  4. following changes.
  5. Required properties on all platforms:
  6. - compatible: For the OX820 SoC, it should be :
  7. - "oxsemi,ox820-dwmac" to select glue
  8. - "snps,dwmac-3.512" to select IP version.
  9. - clocks: Should contain phandles to the following clocks
  10. - clock-names: Should contain the following:
  11. - "stmmaceth" for the host clock - see stmmac.txt
  12. - "gmac" for the peripheral gate clock
  13. - oxsemi,sys-ctrl: a phandle to the system controller syscon node
  14. Example :
  15. etha: ethernet@40400000 {
  16. compatible = "oxsemi,ox820-dwmac", "snps,dwmac-3.512";
  17. reg = <0x40400000 0x2000>;
  18. interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>,
  19. <GIC_SPI 17 IRQ_TYPE_LEVEL_HIGH>;
  20. interrupt-names = "macirq", "eth_wake_irq";
  21. mac-address = [000000000000]; /* Filled in by U-Boot */
  22. phy-mode = "rgmii";
  23. clocks = <&stdclk CLK_820_ETHA>, <&gmacclk>;
  24. clock-names = "gmac", "stmmaceth";
  25. resets = <&reset RESET_MAC>;
  26. /* Regmap for sys registers */
  27. oxsemi,sys-ctrl = <&sys>;
  28. };