ralink,rt2880-net.txt 1.4 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859
  1. Ralink Frame Engine Ethernet controller
  2. =======================================
  3. The Ralink frame engine ethernet controller can be found on Ralink and
  4. Mediatek SoCs (RT288x, RT3x5x, RT366x, RT388x, rt5350, mt7620, mt7621, mt76x8).
  5. Depending on the SoC, there is a number of ports connected to the CPU port
  6. directly and/or via a (gigabit-)switch.
  7. * Ethernet controller node
  8. Required properties:
  9. - compatible: Should be one of "ralink,rt2880-eth", "ralink,rt3050-eth",
  10. "ralink,rt3050-eth", "ralink,rt3883-eth", "ralink,rt5350-eth",
  11. "mediatek,mt7620-eth", "mediatek,mt7621-eth"
  12. - reg: Address and length of the register set for the device
  13. - interrupts: Should contain the frame engines interrupt
  14. - resets: Should contain the frame engines resets
  15. - reset-names: Should contain the reset names "fe". If a switch is present
  16. "esw" is also required.
  17. * Ethernet port node
  18. Required properties:
  19. - compatible: Should be "ralink,eth-port"
  20. - reg: The number of the physical port
  21. - phy-handle: reference to the node describing the phy
  22. Example:
  23. mdio-bus {
  24. ...
  25. phy0: ethernet-phy@0 {
  26. phy-mode = "mii";
  27. reg = <0>;
  28. };
  29. };
  30. ethernet@400000 {
  31. compatible = "ralink,rt2880-eth";
  32. reg = <0x00400000 10000>;
  33. #address-cells = <1>;
  34. #size-cells = <0>;
  35. resets = <&rstctrl 18>;
  36. reset-names = "fe";
  37. interrupt-parent = <&cpuintc>;
  38. interrupts = <5>;
  39. port@0 {
  40. compatible = "ralink,eth-port";
  41. reg = <0>;
  42. phy-handle = <&phy0>;
  43. };
  44. };