kryo-cpufreq.txt 17 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680
  1. Qualcomm Technologies, Inc. KRYO CPUFreq and OPP bindings
  2. ===================================
  3. In Certain Qualcomm Technologies, Inc. SoCs like apq8096 and msm8996
  4. that have KRYO processors, the CPU ferequencies subset and voltage value
  5. of each OPP varies based on the silicon variant in use.
  6. Qualcomm Technologies, Inc. Process Voltage Scaling Tables
  7. defines the voltage and frequency value based on the msm-id in SMEM
  8. and speedbin blown in the efuse combination.
  9. The qcom-cpufreq-kryo driver reads the msm-id and efuse value from the SoC
  10. to provide the OPP framework with required information (existing HW bitmap).
  11. This is used to determine the voltage and frequency value for each OPP of
  12. operating-points-v2 table when it is parsed by the OPP framework.
  13. Required properties:
  14. --------------------
  15. In 'cpus' nodes:
  16. - operating-points-v2: Phandle to the operating-points-v2 table to use.
  17. In 'operating-points-v2' table:
  18. - compatible: Should be
  19. - 'operating-points-v2-kryo-cpu' for apq8096 and msm8996.
  20. - nvmem-cells: A phandle pointing to a nvmem-cells node representing the
  21. efuse registers that has information about the
  22. speedbin that is used to select the right frequency/voltage
  23. value pair.
  24. Please refer the for nvmem-cells
  25. bindings Documentation/devicetree/bindings/nvmem/nvmem.txt
  26. and also examples below.
  27. In every OPP node:
  28. - opp-supported-hw: A single 32 bit bitmap value, representing compatible HW.
  29. Bitmap:
  30. 0: MSM8996 V3, speedbin 0
  31. 1: MSM8996 V3, speedbin 1
  32. 2: MSM8996 V3, speedbin 2
  33. 3: unused
  34. 4: MSM8996 SG, speedbin 0
  35. 5: MSM8996 SG, speedbin 1
  36. 6: MSM8996 SG, speedbin 2
  37. 7-31: unused
  38. Example 1:
  39. ---------
  40. cpus {
  41. #address-cells = <2>;
  42. #size-cells = <0>;
  43. CPU0: cpu@0 {
  44. device_type = "cpu";
  45. compatible = "qcom,kryo";
  46. reg = <0x0 0x0>;
  47. enable-method = "psci";
  48. clocks = <&kryocc 0>;
  49. cpu-supply = <&pm8994_s11_saw>;
  50. operating-points-v2 = <&cluster0_opp>;
  51. #cooling-cells = <2>;
  52. next-level-cache = <&L2_0>;
  53. L2_0: l2-cache {
  54. compatible = "cache";
  55. cache-level = <2>;
  56. };
  57. };
  58. CPU1: cpu@1 {
  59. device_type = "cpu";
  60. compatible = "qcom,kryo";
  61. reg = <0x0 0x1>;
  62. enable-method = "psci";
  63. clocks = <&kryocc 0>;
  64. cpu-supply = <&pm8994_s11_saw>;
  65. operating-points-v2 = <&cluster0_opp>;
  66. #cooling-cells = <2>;
  67. next-level-cache = <&L2_0>;
  68. };
  69. CPU2: cpu@100 {
  70. device_type = "cpu";
  71. compatible = "qcom,kryo";
  72. reg = <0x0 0x100>;
  73. enable-method = "psci";
  74. clocks = <&kryocc 1>;
  75. cpu-supply = <&pm8994_s11_saw>;
  76. operating-points-v2 = <&cluster1_opp>;
  77. #cooling-cells = <2>;
  78. next-level-cache = <&L2_1>;
  79. L2_1: l2-cache {
  80. compatible = "cache";
  81. cache-level = <2>;
  82. };
  83. };
  84. CPU3: cpu@101 {
  85. device_type = "cpu";
  86. compatible = "qcom,kryo";
  87. reg = <0x0 0x101>;
  88. enable-method = "psci";
  89. clocks = <&kryocc 1>;
  90. cpu-supply = <&pm8994_s11_saw>;
  91. operating-points-v2 = <&cluster1_opp>;
  92. #cooling-cells = <2>;
  93. next-level-cache = <&L2_1>;
  94. };
  95. cpu-map {
  96. cluster0 {
  97. core0 {
  98. cpu = <&CPU0>;
  99. };
  100. core1 {
  101. cpu = <&CPU1>;
  102. };
  103. };
  104. cluster1 {
  105. core0 {
  106. cpu = <&CPU2>;
  107. };
  108. core1 {
  109. cpu = <&CPU3>;
  110. };
  111. };
  112. };
  113. };
  114. cluster0_opp: opp_table0 {
  115. compatible = "operating-points-v2-kryo-cpu";
  116. nvmem-cells = <&speedbin_efuse>;
  117. opp-shared;
  118. opp-307200000 {
  119. opp-hz = /bits/ 64 <307200000>;
  120. opp-microvolt = <905000 905000 1140000>;
  121. opp-supported-hw = <0x77>;
  122. clock-latency-ns = <200000>;
  123. };
  124. opp-384000000 {
  125. opp-hz = /bits/ 64 <384000000>;
  126. opp-microvolt = <905000 905000 1140000>;
  127. opp-supported-hw = <0x70>;
  128. clock-latency-ns = <200000>;
  129. };
  130. opp-422400000 {
  131. opp-hz = /bits/ 64 <422400000>;
  132. opp-microvolt = <905000 905000 1140000>;
  133. opp-supported-hw = <0x7>;
  134. clock-latency-ns = <200000>;
  135. };
  136. opp-460800000 {
  137. opp-hz = /bits/ 64 <460800000>;
  138. opp-microvolt = <905000 905000 1140000>;
  139. opp-supported-hw = <0x70>;
  140. clock-latency-ns = <200000>;
  141. };
  142. opp-480000000 {
  143. opp-hz = /bits/ 64 <480000000>;
  144. opp-microvolt = <905000 905000 1140000>;
  145. opp-supported-hw = <0x7>;
  146. clock-latency-ns = <200000>;
  147. };
  148. opp-537600000 {
  149. opp-hz = /bits/ 64 <537600000>;
  150. opp-microvolt = <905000 905000 1140000>;
  151. opp-supported-hw = <0x70>;
  152. clock-latency-ns = <200000>;
  153. };
  154. opp-556800000 {
  155. opp-hz = /bits/ 64 <556800000>;
  156. opp-microvolt = <905000 905000 1140000>;
  157. opp-supported-hw = <0x7>;
  158. clock-latency-ns = <200000>;
  159. };
  160. opp-614400000 {
  161. opp-hz = /bits/ 64 <614400000>;
  162. opp-microvolt = <905000 905000 1140000>;
  163. opp-supported-hw = <0x70>;
  164. clock-latency-ns = <200000>;
  165. };
  166. opp-652800000 {
  167. opp-hz = /bits/ 64 <652800000>;
  168. opp-microvolt = <905000 905000 1140000>;
  169. opp-supported-hw = <0x7>;
  170. clock-latency-ns = <200000>;
  171. };
  172. opp-691200000 {
  173. opp-hz = /bits/ 64 <691200000>;
  174. opp-microvolt = <905000 905000 1140000>;
  175. opp-supported-hw = <0x70>;
  176. clock-latency-ns = <200000>;
  177. };
  178. opp-729600000 {
  179. opp-hz = /bits/ 64 <729600000>;
  180. opp-microvolt = <905000 905000 1140000>;
  181. opp-supported-hw = <0x7>;
  182. clock-latency-ns = <200000>;
  183. };
  184. opp-768000000 {
  185. opp-hz = /bits/ 64 <768000000>;
  186. opp-microvolt = <905000 905000 1140000>;
  187. opp-supported-hw = <0x70>;
  188. clock-latency-ns = <200000>;
  189. };
  190. opp-844800000 {
  191. opp-hz = /bits/ 64 <844800000>;
  192. opp-microvolt = <905000 905000 1140000>;
  193. opp-supported-hw = <0x77>;
  194. clock-latency-ns = <200000>;
  195. };
  196. opp-902400000 {
  197. opp-hz = /bits/ 64 <902400000>;
  198. opp-microvolt = <905000 905000 1140000>;
  199. opp-supported-hw = <0x70>;
  200. clock-latency-ns = <200000>;
  201. };
  202. opp-960000000 {
  203. opp-hz = /bits/ 64 <960000000>;
  204. opp-microvolt = <905000 905000 1140000>;
  205. opp-supported-hw = <0x7>;
  206. clock-latency-ns = <200000>;
  207. };
  208. opp-979200000 {
  209. opp-hz = /bits/ 64 <979200000>;
  210. opp-microvolt = <905000 905000 1140000>;
  211. opp-supported-hw = <0x70>;
  212. clock-latency-ns = <200000>;
  213. };
  214. opp-1036800000 {
  215. opp-hz = /bits/ 64 <1036800000>;
  216. opp-microvolt = <905000 905000 1140000>;
  217. opp-supported-hw = <0x7>;
  218. clock-latency-ns = <200000>;
  219. };
  220. opp-1056000000 {
  221. opp-hz = /bits/ 64 <1056000000>;
  222. opp-microvolt = <905000 905000 1140000>;
  223. opp-supported-hw = <0x70>;
  224. clock-latency-ns = <200000>;
  225. };
  226. opp-1113600000 {
  227. opp-hz = /bits/ 64 <1113600000>;
  228. opp-microvolt = <905000 905000 1140000>;
  229. opp-supported-hw = <0x7>;
  230. clock-latency-ns = <200000>;
  231. };
  232. opp-1132800000 {
  233. opp-hz = /bits/ 64 <1132800000>;
  234. opp-microvolt = <905000 905000 1140000>;
  235. opp-supported-hw = <0x70>;
  236. clock-latency-ns = <200000>;
  237. };
  238. opp-1190400000 {
  239. opp-hz = /bits/ 64 <1190400000>;
  240. opp-microvolt = <905000 905000 1140000>;
  241. opp-supported-hw = <0x7>;
  242. clock-latency-ns = <200000>;
  243. };
  244. opp-1209600000 {
  245. opp-hz = /bits/ 64 <1209600000>;
  246. opp-microvolt = <905000 905000 1140000>;
  247. opp-supported-hw = <0x70>;
  248. clock-latency-ns = <200000>;
  249. };
  250. opp-1228800000 {
  251. opp-hz = /bits/ 64 <1228800000>;
  252. opp-microvolt = <905000 905000 1140000>;
  253. opp-supported-hw = <0x7>;
  254. clock-latency-ns = <200000>;
  255. };
  256. opp-1286400000 {
  257. opp-hz = /bits/ 64 <1286400000>;
  258. opp-microvolt = <1140000 905000 1140000>;
  259. opp-supported-hw = <0x70>;
  260. clock-latency-ns = <200000>;
  261. };
  262. opp-1324800000 {
  263. opp-hz = /bits/ 64 <1324800000>;
  264. opp-microvolt = <1140000 905000 1140000>;
  265. opp-supported-hw = <0x5>;
  266. clock-latency-ns = <200000>;
  267. };
  268. opp-1363200000 {
  269. opp-hz = /bits/ 64 <1363200000>;
  270. opp-microvolt = <1140000 905000 1140000>;
  271. opp-supported-hw = <0x72>;
  272. clock-latency-ns = <200000>;
  273. };
  274. opp-1401600000 {
  275. opp-hz = /bits/ 64 <1401600000>;
  276. opp-microvolt = <1140000 905000 1140000>;
  277. opp-supported-hw = <0x5>;
  278. clock-latency-ns = <200000>;
  279. };
  280. opp-1440000000 {
  281. opp-hz = /bits/ 64 <1440000000>;
  282. opp-microvolt = <1140000 905000 1140000>;
  283. opp-supported-hw = <0x70>;
  284. clock-latency-ns = <200000>;
  285. };
  286. opp-1478400000 {
  287. opp-hz = /bits/ 64 <1478400000>;
  288. opp-microvolt = <1140000 905000 1140000>;
  289. opp-supported-hw = <0x1>;
  290. clock-latency-ns = <200000>;
  291. };
  292. opp-1497600000 {
  293. opp-hz = /bits/ 64 <1497600000>;
  294. opp-microvolt = <1140000 905000 1140000>;
  295. opp-supported-hw = <0x4>;
  296. clock-latency-ns = <200000>;
  297. };
  298. opp-1516800000 {
  299. opp-hz = /bits/ 64 <1516800000>;
  300. opp-microvolt = <1140000 905000 1140000>;
  301. opp-supported-hw = <0x70>;
  302. clock-latency-ns = <200000>;
  303. };
  304. opp-1593600000 {
  305. opp-hz = /bits/ 64 <1593600000>;
  306. opp-microvolt = <1140000 905000 1140000>;
  307. opp-supported-hw = <0x71>;
  308. clock-latency-ns = <200000>;
  309. };
  310. opp-1996800000 {
  311. opp-hz = /bits/ 64 <1996800000>;
  312. opp-microvolt = <1140000 905000 1140000>;
  313. opp-supported-hw = <0x20>;
  314. clock-latency-ns = <200000>;
  315. };
  316. opp-2188800000 {
  317. opp-hz = /bits/ 64 <2188800000>;
  318. opp-microvolt = <1140000 905000 1140000>;
  319. opp-supported-hw = <0x10>;
  320. clock-latency-ns = <200000>;
  321. };
  322. };
  323. cluster1_opp: opp_table1 {
  324. compatible = "operating-points-v2-kryo-cpu";
  325. nvmem-cells = <&speedbin_efuse>;
  326. opp-shared;
  327. opp-307200000 {
  328. opp-hz = /bits/ 64 <307200000>;
  329. opp-microvolt = <905000 905000 1140000>;
  330. opp-supported-hw = <0x77>;
  331. clock-latency-ns = <200000>;
  332. };
  333. opp-384000000 {
  334. opp-hz = /bits/ 64 <384000000>;
  335. opp-microvolt = <905000 905000 1140000>;
  336. opp-supported-hw = <0x70>;
  337. clock-latency-ns = <200000>;
  338. };
  339. opp-403200000 {
  340. opp-hz = /bits/ 64 <403200000>;
  341. opp-microvolt = <905000 905000 1140000>;
  342. opp-supported-hw = <0x7>;
  343. clock-latency-ns = <200000>;
  344. };
  345. opp-460800000 {
  346. opp-hz = /bits/ 64 <460800000>;
  347. opp-microvolt = <905000 905000 1140000>;
  348. opp-supported-hw = <0x70>;
  349. clock-latency-ns = <200000>;
  350. };
  351. opp-480000000 {
  352. opp-hz = /bits/ 64 <480000000>;
  353. opp-microvolt = <905000 905000 1140000>;
  354. opp-supported-hw = <0x7>;
  355. clock-latency-ns = <200000>;
  356. };
  357. opp-537600000 {
  358. opp-hz = /bits/ 64 <537600000>;
  359. opp-microvolt = <905000 905000 1140000>;
  360. opp-supported-hw = <0x70>;
  361. clock-latency-ns = <200000>;
  362. };
  363. opp-556800000 {
  364. opp-hz = /bits/ 64 <556800000>;
  365. opp-microvolt = <905000 905000 1140000>;
  366. opp-supported-hw = <0x7>;
  367. clock-latency-ns = <200000>;
  368. };
  369. opp-614400000 {
  370. opp-hz = /bits/ 64 <614400000>;
  371. opp-microvolt = <905000 905000 1140000>;
  372. opp-supported-hw = <0x70>;
  373. clock-latency-ns = <200000>;
  374. };
  375. opp-652800000 {
  376. opp-hz = /bits/ 64 <652800000>;
  377. opp-microvolt = <905000 905000 1140000>;
  378. opp-supported-hw = <0x7>;
  379. clock-latency-ns = <200000>;
  380. };
  381. opp-691200000 {
  382. opp-hz = /bits/ 64 <691200000>;
  383. opp-microvolt = <905000 905000 1140000>;
  384. opp-supported-hw = <0x70>;
  385. clock-latency-ns = <200000>;
  386. };
  387. opp-729600000 {
  388. opp-hz = /bits/ 64 <729600000>;
  389. opp-microvolt = <905000 905000 1140000>;
  390. opp-supported-hw = <0x7>;
  391. clock-latency-ns = <200000>;
  392. };
  393. opp-748800000 {
  394. opp-hz = /bits/ 64 <748800000>;
  395. opp-microvolt = <905000 905000 1140000>;
  396. opp-supported-hw = <0x70>;
  397. clock-latency-ns = <200000>;
  398. };
  399. opp-806400000 {
  400. opp-hz = /bits/ 64 <806400000>;
  401. opp-microvolt = <905000 905000 1140000>;
  402. opp-supported-hw = <0x7>;
  403. clock-latency-ns = <200000>;
  404. };
  405. opp-825600000 {
  406. opp-hz = /bits/ 64 <825600000>;
  407. opp-microvolt = <905000 905000 1140000>;
  408. opp-supported-hw = <0x70>;
  409. clock-latency-ns = <200000>;
  410. };
  411. opp-883200000 {
  412. opp-hz = /bits/ 64 <883200000>;
  413. opp-microvolt = <905000 905000 1140000>;
  414. opp-supported-hw = <0x7>;
  415. clock-latency-ns = <200000>;
  416. };
  417. opp-902400000 {
  418. opp-hz = /bits/ 64 <902400000>;
  419. opp-microvolt = <905000 905000 1140000>;
  420. opp-supported-hw = <0x70>;
  421. clock-latency-ns = <200000>;
  422. };
  423. opp-940800000 {
  424. opp-hz = /bits/ 64 <940800000>;
  425. opp-microvolt = <905000 905000 1140000>;
  426. opp-supported-hw = <0x7>;
  427. clock-latency-ns = <200000>;
  428. };
  429. opp-979200000 {
  430. opp-hz = /bits/ 64 <979200000>;
  431. opp-microvolt = <905000 905000 1140000>;
  432. opp-supported-hw = <0x70>;
  433. clock-latency-ns = <200000>;
  434. };
  435. opp-1036800000 {
  436. opp-hz = /bits/ 64 <1036800000>;
  437. opp-microvolt = <905000 905000 1140000>;
  438. opp-supported-hw = <0x7>;
  439. clock-latency-ns = <200000>;
  440. };
  441. opp-1056000000 {
  442. opp-hz = /bits/ 64 <1056000000>;
  443. opp-microvolt = <905000 905000 1140000>;
  444. opp-supported-hw = <0x70>;
  445. clock-latency-ns = <200000>;
  446. };
  447. opp-1113600000 {
  448. opp-hz = /bits/ 64 <1113600000>;
  449. opp-microvolt = <905000 905000 1140000>;
  450. opp-supported-hw = <0x7>;
  451. clock-latency-ns = <200000>;
  452. };
  453. opp-1132800000 {
  454. opp-hz = /bits/ 64 <1132800000>;
  455. opp-microvolt = <905000 905000 1140000>;
  456. opp-supported-hw = <0x70>;
  457. clock-latency-ns = <200000>;
  458. };
  459. opp-1190400000 {
  460. opp-hz = /bits/ 64 <1190400000>;
  461. opp-microvolt = <905000 905000 1140000>;
  462. opp-supported-hw = <0x7>;
  463. clock-latency-ns = <200000>;
  464. };
  465. opp-1209600000 {
  466. opp-hz = /bits/ 64 <1209600000>;
  467. opp-microvolt = <905000 905000 1140000>;
  468. opp-supported-hw = <0x70>;
  469. clock-latency-ns = <200000>;
  470. };
  471. opp-1248000000 {
  472. opp-hz = /bits/ 64 <1248000000>;
  473. opp-microvolt = <905000 905000 1140000>;
  474. opp-supported-hw = <0x7>;
  475. clock-latency-ns = <200000>;
  476. };
  477. opp-1286400000 {
  478. opp-hz = /bits/ 64 <1286400000>;
  479. opp-microvolt = <905000 905000 1140000>;
  480. opp-supported-hw = <0x70>;
  481. clock-latency-ns = <200000>;
  482. };
  483. opp-1324800000 {
  484. opp-hz = /bits/ 64 <1324800000>;
  485. opp-microvolt = <1140000 905000 1140000>;
  486. opp-supported-hw = <0x7>;
  487. clock-latency-ns = <200000>;
  488. };
  489. opp-1363200000 {
  490. opp-hz = /bits/ 64 <1363200000>;
  491. opp-microvolt = <1140000 905000 1140000>;
  492. opp-supported-hw = <0x70>;
  493. clock-latency-ns = <200000>;
  494. };
  495. opp-1401600000 {
  496. opp-hz = /bits/ 64 <1401600000>;
  497. opp-microvolt = <1140000 905000 1140000>;
  498. opp-supported-hw = <0x7>;
  499. clock-latency-ns = <200000>;
  500. };
  501. opp-1440000000 {
  502. opp-hz = /bits/ 64 <1440000000>;
  503. opp-microvolt = <1140000 905000 1140000>;
  504. opp-supported-hw = <0x70>;
  505. clock-latency-ns = <200000>;
  506. };
  507. opp-1478400000 {
  508. opp-hz = /bits/ 64 <1478400000>;
  509. opp-microvolt = <1140000 905000 1140000>;
  510. opp-supported-hw = <0x7>;
  511. clock-latency-ns = <200000>;
  512. };
  513. opp-1516800000 {
  514. opp-hz = /bits/ 64 <1516800000>;
  515. opp-microvolt = <1140000 905000 1140000>;
  516. opp-supported-hw = <0x70>;
  517. clock-latency-ns = <200000>;
  518. };
  519. opp-1555200000 {
  520. opp-hz = /bits/ 64 <1555200000>;
  521. opp-microvolt = <1140000 905000 1140000>;
  522. opp-supported-hw = <0x7>;
  523. clock-latency-ns = <200000>;
  524. };
  525. opp-1593600000 {
  526. opp-hz = /bits/ 64 <1593600000>;
  527. opp-microvolt = <1140000 905000 1140000>;
  528. opp-supported-hw = <0x70>;
  529. clock-latency-ns = <200000>;
  530. };
  531. opp-1632000000 {
  532. opp-hz = /bits/ 64 <1632000000>;
  533. opp-microvolt = <1140000 905000 1140000>;
  534. opp-supported-hw = <0x7>;
  535. clock-latency-ns = <200000>;
  536. };
  537. opp-1670400000 {
  538. opp-hz = /bits/ 64 <1670400000>;
  539. opp-microvolt = <1140000 905000 1140000>;
  540. opp-supported-hw = <0x70>;
  541. clock-latency-ns = <200000>;
  542. };
  543. opp-1708800000 {
  544. opp-hz = /bits/ 64 <1708800000>;
  545. opp-microvolt = <1140000 905000 1140000>;
  546. opp-supported-hw = <0x7>;
  547. clock-latency-ns = <200000>;
  548. };
  549. opp-1747200000 {
  550. opp-hz = /bits/ 64 <1747200000>;
  551. opp-microvolt = <1140000 905000 1140000>;
  552. opp-supported-hw = <0x70>;
  553. clock-latency-ns = <200000>;
  554. };
  555. opp-1785600000 {
  556. opp-hz = /bits/ 64 <1785600000>;
  557. opp-microvolt = <1140000 905000 1140000>;
  558. opp-supported-hw = <0x7>;
  559. clock-latency-ns = <200000>;
  560. };
  561. opp-1804800000 {
  562. opp-hz = /bits/ 64 <1804800000>;
  563. opp-microvolt = <1140000 905000 1140000>;
  564. opp-supported-hw = <0x6>;
  565. clock-latency-ns = <200000>;
  566. };
  567. opp-1824000000 {
  568. opp-hz = /bits/ 64 <1824000000>;
  569. opp-microvolt = <1140000 905000 1140000>;
  570. opp-supported-hw = <0x71>;
  571. clock-latency-ns = <200000>;
  572. };
  573. opp-1900800000 {
  574. opp-hz = /bits/ 64 <1900800000>;
  575. opp-microvolt = <1140000 905000 1140000>;
  576. opp-supported-hw = <0x74>;
  577. clock-latency-ns = <200000>;
  578. };
  579. opp-1920000000 {
  580. opp-hz = /bits/ 64 <1920000000>;
  581. opp-microvolt = <1140000 905000 1140000>;
  582. opp-supported-hw = <0x1>;
  583. clock-latency-ns = <200000>;
  584. };
  585. opp-1977600000 {
  586. opp-hz = /bits/ 64 <1977600000>;
  587. opp-microvolt = <1140000 905000 1140000>;
  588. opp-supported-hw = <0x30>;
  589. clock-latency-ns = <200000>;
  590. };
  591. opp-1996800000 {
  592. opp-hz = /bits/ 64 <1996800000>;
  593. opp-microvolt = <1140000 905000 1140000>;
  594. opp-supported-hw = <0x1>;
  595. clock-latency-ns = <200000>;
  596. };
  597. opp-2054400000 {
  598. opp-hz = /bits/ 64 <2054400000>;
  599. opp-microvolt = <1140000 905000 1140000>;
  600. opp-supported-hw = <0x30>;
  601. clock-latency-ns = <200000>;
  602. };
  603. opp-2073600000 {
  604. opp-hz = /bits/ 64 <2073600000>;
  605. opp-microvolt = <1140000 905000 1140000>;
  606. opp-supported-hw = <0x1>;
  607. clock-latency-ns = <200000>;
  608. };
  609. opp-2150400000 {
  610. opp-hz = /bits/ 64 <2150400000>;
  611. opp-microvolt = <1140000 905000 1140000>;
  612. opp-supported-hw = <0x31>;
  613. clock-latency-ns = <200000>;
  614. };
  615. opp-2246400000 {
  616. opp-hz = /bits/ 64 <2246400000>;
  617. opp-microvolt = <1140000 905000 1140000>;
  618. opp-supported-hw = <0x10>;
  619. clock-latency-ns = <200000>;
  620. };
  621. opp-2342400000 {
  622. opp-hz = /bits/ 64 <2342400000>;
  623. opp-microvolt = <1140000 905000 1140000>;
  624. opp-supported-hw = <0x10>;
  625. clock-latency-ns = <200000>;
  626. };
  627. };
  628. ....
  629. reserved-memory {
  630. #address-cells = <2>;
  631. #size-cells = <2>;
  632. ranges;
  633. ....
  634. smem_mem: smem-mem@86000000 {
  635. reg = <0x0 0x86000000 0x0 0x200000>;
  636. no-map;
  637. };
  638. ....
  639. };
  640. smem {
  641. compatible = "qcom,smem";
  642. memory-region = <&smem_mem>;
  643. hwlocks = <&tcsr_mutex 3>;
  644. };
  645. soc {
  646. ....
  647. qfprom: qfprom@74000 {
  648. compatible = "qcom,qfprom";
  649. reg = <0x00074000 0x8ff>;
  650. #address-cells = <1>;
  651. #size-cells = <1>;
  652. ....
  653. speedbin_efuse: speedbin@133 {
  654. reg = <0x133 0x1>;
  655. bits = <5 3>;
  656. };
  657. };
  658. };