pci-armada8k.txt 1.3 KB

12345678910111213141516171819202122232425262728293031323334353637383940
  1. * Marvell Armada 7K/8K PCIe interface
  2. This PCIe host controller is based on the Synopsys DesignWare PCIe IP
  3. and thus inherits all the common properties defined in designware-pcie.txt.
  4. Required properties:
  5. - compatible: "marvell,armada8k-pcie"
  6. - reg: must contain two register regions
  7. - the control register region
  8. - the config space region
  9. - reg-names:
  10. - "ctrl" for the control register region
  11. - "config" for the config space region
  12. - interrupts: Interrupt specifier for the PCIe controler
  13. - clocks: reference to the PCIe controller clocks
  14. - clock-names: mandatory if there is a second clock, in this case the
  15. name must be "core" for the first clock and "reg" for the second
  16. one
  17. Example:
  18. pcie@f2600000 {
  19. compatible = "marvell,armada8k-pcie", "snps,dw-pcie";
  20. reg = <0 0xf2600000 0 0x10000>, <0 0xf6f00000 0 0x80000>;
  21. reg-names = "ctrl", "config";
  22. #address-cells = <3>;
  23. #size-cells = <2>;
  24. #interrupt-cells = <1>;
  25. device_type = "pci";
  26. dma-coherent;
  27. bus-range = <0 0xff>;
  28. ranges = <0x81000000 0 0xf9000000 0 0xf9000000 0 0x10000 /* downstream I/O */
  29. 0x82000000 0 0xf6000000 0 0xf6000000 0 0xf00000>; /* non-prefetchable memory */
  30. interrupt-map-mask = <0 0 0 0>;
  31. interrupt-map = <0 0 0 0 &gic 0 GIC_SPI 32 IRQ_TYPE_LEVEL_HIGH>;
  32. interrupts = <GIC_SPI 32 IRQ_TYPE_LEVEL_HIGH>;
  33. num-lanes = <1>;
  34. clocks = <&cpm_syscon0 1 13>;
  35. };