sun4i-usb-phy.txt 2.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566
  1. Allwinner sun4i USB PHY
  2. -----------------------
  3. Required properties:
  4. - compatible : should be one of
  5. * allwinner,sun4i-a10-usb-phy
  6. * allwinner,sun5i-a13-usb-phy
  7. * allwinner,sun6i-a31-usb-phy
  8. * allwinner,sun7i-a20-usb-phy
  9. * allwinner,sun8i-a23-usb-phy
  10. * allwinner,sun8i-a33-usb-phy
  11. * allwinner,sun8i-a83t-usb-phy
  12. * allwinner,sun8i-h3-usb-phy
  13. * allwinner,sun8i-r40-usb-phy
  14. * allwinner,sun8i-v3s-usb-phy
  15. * allwinner,sun50i-a64-usb-phy
  16. - reg : a list of offset + length pairs
  17. - reg-names :
  18. * "phy_ctrl"
  19. * "pmu0" for H3, V3s and A64
  20. * "pmu1"
  21. * "pmu2" for sun4i, sun6i, sun7i, sun8i-a83t or sun8i-h3
  22. * "pmu3" for sun8i-h3
  23. - #phy-cells : from the generic phy bindings, must be 1
  24. - clocks : phandle + clock specifier for the phy clocks
  25. - clock-names :
  26. * "usb_phy" for sun4i, sun5i or sun7i
  27. * "usb0_phy", "usb1_phy" and "usb2_phy" for sun6i
  28. * "usb0_phy", "usb1_phy" for sun8i
  29. * "usb0_phy", "usb1_phy", "usb2_phy" and "usb2_hsic_12M" for sun8i-a83t
  30. * "usb0_phy", "usb1_phy", "usb2_phy" and "usb3_phy" for sun8i-h3
  31. - resets : a list of phandle + reset specifier pairs
  32. - reset-names :
  33. * "usb0_reset"
  34. * "usb1_reset"
  35. * "usb2_reset" for sun4i, sun6i, sun7i, sun8i-a83t or sun8i-h3
  36. * "usb3_reset" for sun8i-h3
  37. Optional properties:
  38. - usb0_id_det-gpios : gpio phandle for reading the otg id pin value
  39. - usb0_vbus_det-gpios : gpio phandle for detecting the presence of usb0 vbus
  40. - usb0_vbus_power-supply: power-supply phandle for usb0 vbus presence detect
  41. - usb0_vbus-supply : regulator phandle for controller usb0 vbus
  42. - usb1_vbus-supply : regulator phandle for controller usb1 vbus
  43. - usb2_vbus-supply : regulator phandle for controller usb2 vbus
  44. - usb3_vbus-supply : regulator phandle for controller usb3 vbus
  45. Example:
  46. usbphy: phy@01c13400 {
  47. #phy-cells = <1>;
  48. compatible = "allwinner,sun4i-a10-usb-phy";
  49. /* phy base regs, phy1 pmu reg, phy2 pmu reg */
  50. reg = <0x01c13400 0x10 0x01c14800 0x4 0x01c1c800 0x4>;
  51. reg-names = "phy_ctrl", "pmu1", "pmu2";
  52. clocks = <&usb_clk 8>;
  53. clock-names = "usb_phy";
  54. resets = <&usb_clk 0>, <&usb_clk 1>, <&usb_clk 2>;
  55. reset-names = "usb0_reset", "usb1_reset", "usb2_reset";
  56. pinctrl-names = "default";
  57. pinctrl-0 = <&usb0_id_detect_pin>, <&usb0_vbus_detect_pin>;
  58. usb0_id_det-gpios = <&pio 7 19 GPIO_ACTIVE_HIGH>; /* PH19 */
  59. usb0_vbus_det-gpios = <&pio 7 22 GPIO_ACTIVE_HIGH>; /* PH22 */
  60. usb0_vbus-supply = <&reg_usb0_vbus>;
  61. usb1_vbus-supply = <&reg_usb1_vbus>;
  62. usb2_vbus-supply = <&reg_usb2_vbus>;
  63. };