andestech,atcpit100-timer.txt 1.0 KB

123456789101112131415161718192021222324252627282930313233
  1. Andestech ATCPIT100 timer
  2. ------------------------------------------------------------------
  3. ATCPIT100 is a generic IP block from Andes Technology, embedded in
  4. Andestech AE3XX platforms and other designs.
  5. This timer is a set of compact multi-function timers, which can be
  6. used as pulse width modulators (PWM) as well as simple timers.
  7. It supports up to 4 PIT channels. Each PIT channel is a
  8. multi-function timer and provide the following usage scenarios:
  9. One 32-bit timer
  10. Two 16-bit timers
  11. Four 8-bit timers
  12. One 16-bit PWM
  13. One 16-bit timer and one 8-bit PWM
  14. Two 8-bit timer and one 8-bit PWM
  15. Required properties:
  16. - compatible : Should be "andestech,atcpit100"
  17. - reg : Address and length of the register set
  18. - interrupts : Reference to the timer interrupt
  19. - clocks : a clock to provide the tick rate for "andestech,atcpit100"
  20. - clock-names : should be "PCLK" for the peripheral clock source.
  21. Examples:
  22. timer0: timer@f0400000 {
  23. compatible = "andestech,atcpit100";
  24. reg = <0xf0400000 0x1000>;
  25. interrupts = <2>;
  26. clocks = <&apb>;
  27. clock-names = "PCLK";
  28. };