mediatek,mtk-xhci.txt 4.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120
  1. MT8173 xHCI
  2. The device node for Mediatek SOC USB3.0 host controller
  3. There are two scenarios: the first one only supports xHCI driver;
  4. the second one supports dual-role mode, and the host is based on xHCI
  5. driver. Take account of backward compatibility, we divide bindings
  6. into two parts.
  7. 1st: only supports xHCI driver
  8. ------------------------------------------------------------------------
  9. Required properties:
  10. - compatible : should be "mediatek,<soc-model>-xhci", "mediatek,mtk-xhci",
  11. soc-model is the name of SoC, such as mt8173, mt2712 etc, when using
  12. "mediatek,mtk-xhci" compatible string, you need SoC specific ones in
  13. addition, one of:
  14. - "mediatek,mt8173-xhci"
  15. - reg : specifies physical base address and size of the registers
  16. - reg-names: should be "mac" for xHCI MAC and "ippc" for IP port control
  17. - interrupts : interrupt used by the controller
  18. - power-domains : a phandle to USB power domain node to control USB's
  19. mtcmos
  20. - vusb33-supply : regulator of USB avdd3.3v
  21. - clocks : a list of phandle + clock-specifier pairs, one for each
  22. entry in clock-names
  23. - clock-names : must contain
  24. "sys_ck": controller clock used by normal mode,
  25. the following ones are optional:
  26. "ref_ck": reference clock used by low power mode etc,
  27. "mcu_ck": mcu_bus clock for register access,
  28. "dma_ck": dma_bus clock for data transfer by DMA
  29. - phys : see usb-hcd.txt in the current directory
  30. Optional properties:
  31. - wakeup-source : enable USB remote wakeup;
  32. - mediatek,syscon-wakeup : phandle to syscon used to access the register
  33. of the USB wakeup glue layer between xHCI and SPM; it depends on
  34. "wakeup-source", and has two arguments:
  35. - the first one : register base address of the glue layer in syscon;
  36. - the second one : hardware version of the glue layer
  37. - 1 : used by mt8173 etc
  38. - 2 : used by mt2712 etc
  39. - mediatek,u3p-dis-msk : mask to disable u3ports, bit0 for u3port0,
  40. bit1 for u3port1, ... etc;
  41. - vbus-supply : reference to the VBUS regulator;
  42. - usb3-lpm-capable : supports USB3.0 LPM
  43. - pinctrl-names : a pinctrl state named "default" must be defined
  44. - pinctrl-0 : pin control group
  45. See: Documentation/devicetree/bindings/pinctrl/pinctrl-bindings.txt
  46. - imod-interval-ns: default interrupt moderation interval is 5000ns
  47. additionally the properties from usb-hcd.txt (in the current directory) are
  48. supported.
  49. Example:
  50. usb30: usb@11270000 {
  51. compatible = "mediatek,mt8173-xhci";
  52. reg = <0 0x11270000 0 0x1000>,
  53. <0 0x11280700 0 0x0100>;
  54. reg-names = "mac", "ippc";
  55. interrupts = <GIC_SPI 115 IRQ_TYPE_LEVEL_LOW>;
  56. power-domains = <&scpsys MT8173_POWER_DOMAIN_USB>;
  57. clocks = <&topckgen CLK_TOP_USB30_SEL>, <&clk26m>,
  58. <&pericfg CLK_PERI_USB0>,
  59. <&pericfg CLK_PERI_USB1>;
  60. clock-names = "sys_ck", "ref_ck";
  61. phys = <&phy_port0 PHY_TYPE_USB3>,
  62. <&phy_port1 PHY_TYPE_USB2>;
  63. vusb33-supply = <&mt6397_vusb_reg>;
  64. vbus-supply = <&usb_p1_vbus>;
  65. usb3-lpm-capable;
  66. mediatek,syscon-wakeup = <&pericfg 0x400 1>;
  67. wakeup-source;
  68. imod-interval-ns = <10000>;
  69. };
  70. 2nd: dual-role mode with xHCI driver
  71. ------------------------------------------------------------------------
  72. In the case, xhci is added as subnode to mtu3. An example and the DT binding
  73. details of mtu3 can be found in:
  74. Documentation/devicetree/bindings/usb/mediatek,mtu3.txt
  75. Required properties:
  76. - compatible : should be "mediatek,<soc-model>-xhci", "mediatek,mtk-xhci",
  77. soc-model is the name of SoC, such as mt8173, mt2712 etc, when using
  78. "mediatek,mtk-xhci" compatible string, you need SoC specific ones in
  79. addition, one of:
  80. - "mediatek,mt8173-xhci"
  81. - reg : specifies physical base address and size of the registers
  82. - reg-names: should be "mac" for xHCI MAC
  83. - interrupts : interrupt used by the host controller
  84. - power-domains : a phandle to USB power domain node to control USB's
  85. mtcmos
  86. - vusb33-supply : regulator of USB avdd3.3v
  87. - clocks : a list of phandle + clock-specifier pairs, one for each
  88. entry in clock-names
  89. - clock-names : must contain "sys_ck", and the following ones are optional:
  90. "ref_ck", "mcu_ck" and "dma_ck"
  91. Optional properties:
  92. - vbus-supply : reference to the VBUS regulator;
  93. - usb3-lpm-capable : supports USB3.0 LPM
  94. Example:
  95. usb30: usb@11270000 {
  96. compatible = "mediatek,mt8173-xhci";
  97. reg = <0 0x11270000 0 0x1000>;
  98. reg-names = "mac";
  99. interrupts = <GIC_SPI 115 IRQ_TYPE_LEVEL_LOW>;
  100. power-domains = <&scpsys MT8173_POWER_DOMAIN_USB>;
  101. clocks = <&topckgen CLK_TOP_USB30_SEL>, <&clk26m>;
  102. clock-names = "sys_ck", "ref_ck";
  103. vusb33-supply = <&mt6397_vusb_reg>;
  104. usb3-lpm-capable;
  105. };