ddbridge.h 10 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389
  1. /*
  2. * ddbridge.h: Digital Devices PCIe bridge driver
  3. *
  4. * Copyright (C) 2010-2017 Digital Devices GmbH
  5. * Ralph Metzler <rmetzler@digitaldevices.de>
  6. *
  7. * This program is free software; you can redistribute it and/or
  8. * modify it under the terms of the GNU General Public License
  9. * version 2 only, as published by the Free Software Foundation.
  10. *
  11. *
  12. * This program is distributed in the hope that it will be useful,
  13. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  14. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  15. * GNU General Public License for more details.
  16. *
  17. * To obtain the license, point your browser to
  18. * http://www.gnu.org/copyleft/gpl.html
  19. */
  20. #ifndef _DDBRIDGE_H_
  21. #define _DDBRIDGE_H_
  22. #include <linux/module.h>
  23. #include <linux/init.h>
  24. #include <linux/interrupt.h>
  25. #include <linux/delay.h>
  26. #include <linux/slab.h>
  27. #include <linux/poll.h>
  28. #include <linux/io.h>
  29. #include <linux/pci.h>
  30. #include <linux/timer.h>
  31. #include <linux/i2c.h>
  32. #include <linux/swab.h>
  33. #include <linux/vmalloc.h>
  34. #include <linux/workqueue.h>
  35. #include <linux/kthread.h>
  36. #include <linux/platform_device.h>
  37. #include <linux/clk.h>
  38. #include <linux/spi/spi.h>
  39. #include <linux/gpio.h>
  40. #include <linux/completion.h>
  41. #include <linux/types.h>
  42. #include <linux/sched.h>
  43. #include <linux/interrupt.h>
  44. #include <linux/mutex.h>
  45. #include <asm/dma.h>
  46. #include <asm/irq.h>
  47. #include <linux/io.h>
  48. #include <linux/uaccess.h>
  49. #include <linux/dvb/ca.h>
  50. #include <linux/socket.h>
  51. #include <linux/device.h>
  52. #include <linux/io.h>
  53. #include <media/dmxdev.h>
  54. #include <media/dvbdev.h>
  55. #include <media/dvb_demux.h>
  56. #include <media/dvb_frontend.h>
  57. #include <media/dvb_ringbuffer.h>
  58. #include <media/dvb_ca_en50221.h>
  59. #include <media/dvb_net.h>
  60. #define DDBRIDGE_VERSION "0.9.33-integrated"
  61. #define DDB_MAX_I2C 32
  62. #define DDB_MAX_PORT 32
  63. #define DDB_MAX_INPUT 64
  64. #define DDB_MAX_OUTPUT 32
  65. #define DDB_MAX_LINK 4
  66. #define DDB_LINK_SHIFT 28
  67. #define DDB_LINK_TAG(_x) (_x << DDB_LINK_SHIFT)
  68. struct ddb_regset {
  69. u32 base;
  70. u32 num;
  71. u32 size;
  72. };
  73. struct ddb_regmap {
  74. u32 irq_base_i2c;
  75. u32 irq_base_idma;
  76. u32 irq_base_odma;
  77. const struct ddb_regset *i2c;
  78. const struct ddb_regset *i2c_buf;
  79. const struct ddb_regset *idma;
  80. const struct ddb_regset *idma_buf;
  81. const struct ddb_regset *odma;
  82. const struct ddb_regset *odma_buf;
  83. const struct ddb_regset *input;
  84. const struct ddb_regset *output;
  85. const struct ddb_regset *channel;
  86. };
  87. struct ddb_ids {
  88. u16 vendor;
  89. u16 device;
  90. u16 subvendor;
  91. u16 subdevice;
  92. u32 hwid;
  93. u32 regmapid;
  94. u32 devid;
  95. u32 mac;
  96. };
  97. struct ddb_info {
  98. int type;
  99. #define DDB_NONE 0
  100. #define DDB_OCTOPUS 1
  101. #define DDB_OCTOPUS_CI 2
  102. #define DDB_OCTOPUS_MAX 5
  103. #define DDB_OCTOPUS_MAX_CT 6
  104. #define DDB_OCTOPUS_MCI 9
  105. char *name;
  106. u32 i2c_mask;
  107. u32 board_control;
  108. u32 board_control_2;
  109. u8 port_num;
  110. u8 led_num;
  111. u8 fan_num;
  112. u8 temp_num;
  113. u8 temp_bus;
  114. u8 con_clock; /* use a continuous clock */
  115. u8 ts_quirks;
  116. #define TS_QUIRK_SERIAL 1
  117. #define TS_QUIRK_REVERSED 2
  118. #define TS_QUIRK_ALT_OSC 8
  119. u8 mci_ports;
  120. u8 mci_type;
  121. u32 tempmon_irq;
  122. const struct ddb_regmap *regmap;
  123. };
  124. #define DMA_MAX_BUFS 32 /* hardware table limit */
  125. struct ddb;
  126. struct ddb_port;
  127. struct ddb_dma {
  128. void *io;
  129. u32 regs;
  130. u32 bufregs;
  131. dma_addr_t pbuf[DMA_MAX_BUFS];
  132. u8 *vbuf[DMA_MAX_BUFS];
  133. u32 num;
  134. u32 size;
  135. u32 div;
  136. u32 bufval;
  137. struct work_struct work;
  138. spinlock_t lock; /* DMA lock */
  139. wait_queue_head_t wq;
  140. int running;
  141. u32 stat;
  142. u32 ctrl;
  143. u32 cbuf;
  144. u32 coff;
  145. };
  146. struct ddb_dvb {
  147. struct dvb_adapter *adap;
  148. int adap_registered;
  149. struct dvb_device *dev;
  150. struct i2c_client *i2c_client[1];
  151. struct dvb_frontend *fe;
  152. struct dvb_frontend *fe2;
  153. struct dmxdev dmxdev;
  154. struct dvb_demux demux;
  155. struct dvb_net dvbnet;
  156. struct dmx_frontend hw_frontend;
  157. struct dmx_frontend mem_frontend;
  158. int users;
  159. u32 attached;
  160. u8 input;
  161. enum fe_sec_tone_mode tone;
  162. enum fe_sec_voltage voltage;
  163. int (*i2c_gate_ctrl)(struct dvb_frontend *, int);
  164. int (*set_voltage)(struct dvb_frontend *fe,
  165. enum fe_sec_voltage voltage);
  166. int (*set_input)(struct dvb_frontend *fe, int input);
  167. int (*diseqc_send_master_cmd)(struct dvb_frontend *fe,
  168. struct dvb_diseqc_master_cmd *cmd);
  169. };
  170. struct ddb_ci {
  171. struct dvb_ca_en50221 en;
  172. struct ddb_port *port;
  173. u32 nr;
  174. };
  175. struct ddb_io {
  176. struct ddb_port *port;
  177. u32 nr;
  178. u32 regs;
  179. struct ddb_dma *dma;
  180. struct ddb_io *redo;
  181. struct ddb_io *redi;
  182. };
  183. #define ddb_output ddb_io
  184. #define ddb_input ddb_io
  185. struct ddb_i2c {
  186. struct ddb *dev;
  187. u32 nr;
  188. u32 regs;
  189. u32 link;
  190. struct i2c_adapter adap;
  191. u32 rbuf;
  192. u32 wbuf;
  193. u32 bsize;
  194. struct completion completion;
  195. };
  196. struct ddb_port {
  197. struct ddb *dev;
  198. u32 nr;
  199. u32 pnr;
  200. u32 regs;
  201. u32 lnr;
  202. struct ddb_i2c *i2c;
  203. struct mutex i2c_gate_lock; /* I2C access lock */
  204. u32 class;
  205. #define DDB_PORT_NONE 0
  206. #define DDB_PORT_CI 1
  207. #define DDB_PORT_TUNER 2
  208. #define DDB_PORT_LOOP 3
  209. char *name;
  210. char *type_name;
  211. u32 type;
  212. #define DDB_TUNER_DUMMY 0xffffffff
  213. #define DDB_TUNER_NONE 0
  214. #define DDB_TUNER_DVBS_ST 1
  215. #define DDB_TUNER_DVBS_ST_AA 2
  216. #define DDB_TUNER_DVBCT_TR 3
  217. #define DDB_TUNER_DVBCT_ST 4
  218. #define DDB_CI_INTERNAL 5
  219. #define DDB_CI_EXTERNAL_SONY 6
  220. #define DDB_TUNER_DVBCT2_SONY_P 7
  221. #define DDB_TUNER_DVBC2T2_SONY_P 8
  222. #define DDB_TUNER_ISDBT_SONY_P 9
  223. #define DDB_TUNER_DVBS_STV0910_P 10
  224. #define DDB_TUNER_MXL5XX 11
  225. #define DDB_CI_EXTERNAL_XO2 12
  226. #define DDB_CI_EXTERNAL_XO2_B 13
  227. #define DDB_TUNER_DVBS_STV0910_PR 14
  228. #define DDB_TUNER_DVBC2T2I_SONY_P 15
  229. #define DDB_TUNER_XO2 32
  230. #define DDB_TUNER_DVBS_STV0910 (DDB_TUNER_XO2 + 0)
  231. #define DDB_TUNER_DVBCT2_SONY (DDB_TUNER_XO2 + 1)
  232. #define DDB_TUNER_ISDBT_SONY (DDB_TUNER_XO2 + 2)
  233. #define DDB_TUNER_DVBC2T2_SONY (DDB_TUNER_XO2 + 3)
  234. #define DDB_TUNER_ATSC_ST (DDB_TUNER_XO2 + 4)
  235. #define DDB_TUNER_DVBC2T2I_SONY (DDB_TUNER_XO2 + 5)
  236. #define DDB_TUNER_MCI 48
  237. #define DDB_TUNER_MCI_SX8 (DDB_TUNER_MCI + 0)
  238. struct ddb_input *input[2];
  239. struct ddb_output *output;
  240. struct dvb_ca_en50221 *en;
  241. u8 en_freedata;
  242. struct ddb_dvb dvb[2];
  243. u32 gap;
  244. u32 obr;
  245. u8 creg;
  246. };
  247. #define CM_STARTUP_DELAY 2
  248. #define CM_AVERAGE 20
  249. #define CM_GAIN 10
  250. #define HW_LSB_SHIFT 12
  251. #define HW_LSB_MASK 0x1000
  252. #define CM_IDLE 0
  253. #define CM_STARTUP 1
  254. #define CM_ADJUST 2
  255. #define TS_CAPTURE_LEN (4096)
  256. struct ddb_lnb {
  257. struct mutex lock; /* lock lnb access */
  258. u32 tone;
  259. enum fe_sec_voltage oldvoltage[4];
  260. u32 voltage[4];
  261. u32 voltages;
  262. u32 fmode;
  263. };
  264. struct ddb_irq {
  265. void (*handler)(void *);
  266. void *data;
  267. };
  268. struct ddb_link {
  269. struct ddb *dev;
  270. const struct ddb_info *info;
  271. u32 nr;
  272. u32 regs;
  273. spinlock_t lock; /* lock link access */
  274. struct mutex flash_mutex; /* lock flash access */
  275. struct ddb_lnb lnb;
  276. struct tasklet_struct tasklet;
  277. struct ddb_ids ids;
  278. spinlock_t temp_lock; /* lock temp chip access */
  279. int overtemperature_error;
  280. u8 temp_tab[11];
  281. struct ddb_irq irq[256];
  282. };
  283. struct ddb {
  284. struct pci_dev *pdev;
  285. struct platform_device *pfdev;
  286. struct device *dev;
  287. int msi;
  288. struct workqueue_struct *wq;
  289. u32 has_dma;
  290. struct ddb_link link[DDB_MAX_LINK];
  291. unsigned char __iomem *regs;
  292. u32 regs_len;
  293. u32 port_num;
  294. struct ddb_port port[DDB_MAX_PORT];
  295. u32 i2c_num;
  296. struct ddb_i2c i2c[DDB_MAX_I2C];
  297. struct ddb_input input[DDB_MAX_INPUT];
  298. struct ddb_output output[DDB_MAX_OUTPUT];
  299. struct dvb_adapter adap[DDB_MAX_INPUT];
  300. struct ddb_dma idma[DDB_MAX_INPUT];
  301. struct ddb_dma odma[DDB_MAX_OUTPUT];
  302. struct device *ddb_dev;
  303. u32 ddb_dev_users;
  304. u32 nr;
  305. u8 iobuf[1028];
  306. u8 leds;
  307. u32 ts_irq;
  308. u32 i2c_irq;
  309. struct mutex mutex; /* lock access to global ddb array */
  310. u8 tsbuf[TS_CAPTURE_LEN];
  311. };
  312. /****************************************************************************/
  313. /****************************************************************************/
  314. /****************************************************************************/
  315. int ddbridge_flashread(struct ddb *dev, u32 link, u8 *buf, u32 addr, u32 len);
  316. /****************************************************************************/
  317. /* ddbridge-core.c */
  318. struct ddb_irq *ddb_irq_set(struct ddb *dev, u32 link, u32 nr,
  319. void (*handler)(void *), void *data);
  320. void ddb_ports_detach(struct ddb *dev);
  321. void ddb_ports_release(struct ddb *dev);
  322. void ddb_buffers_free(struct ddb *dev);
  323. void ddb_device_destroy(struct ddb *dev);
  324. irqreturn_t ddb_irq_handler0(int irq, void *dev_id);
  325. irqreturn_t ddb_irq_handler1(int irq, void *dev_id);
  326. irqreturn_t ddb_irq_handler(int irq, void *dev_id);
  327. void ddb_ports_init(struct ddb *dev);
  328. int ddb_buffers_alloc(struct ddb *dev);
  329. int ddb_ports_attach(struct ddb *dev);
  330. int ddb_device_create(struct ddb *dev);
  331. int ddb_init(struct ddb *dev);
  332. void ddb_unmap(struct ddb *dev);
  333. int ddb_exit_ddbridge(int stage, int error);
  334. int ddb_init_ddbridge(void);
  335. #endif /* DDBRIDGE_H */