xilinx-dma.c 21 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769
  1. /*
  2. * Xilinx Video DMA
  3. *
  4. * Copyright (C) 2013-2015 Ideas on Board
  5. * Copyright (C) 2013-2015 Xilinx, Inc.
  6. *
  7. * Contacts: Hyun Kwon <hyun.kwon@xilinx.com>
  8. * Laurent Pinchart <laurent.pinchart@ideasonboard.com>
  9. *
  10. * This program is free software; you can redistribute it and/or modify
  11. * it under the terms of the GNU General Public License version 2 as
  12. * published by the Free Software Foundation.
  13. */
  14. #include <linux/dma/xilinx_dma.h>
  15. #include <linux/lcm.h>
  16. #include <linux/list.h>
  17. #include <linux/module.h>
  18. #include <linux/of.h>
  19. #include <linux/slab.h>
  20. #include <media/v4l2-dev.h>
  21. #include <media/v4l2-fh.h>
  22. #include <media/v4l2-ioctl.h>
  23. #include <media/videobuf2-v4l2.h>
  24. #include <media/videobuf2-dma-contig.h>
  25. #include "xilinx-dma.h"
  26. #include "xilinx-vip.h"
  27. #include "xilinx-vipp.h"
  28. #define XVIP_DMA_DEF_FORMAT V4L2_PIX_FMT_YUYV
  29. #define XVIP_DMA_DEF_WIDTH 1920
  30. #define XVIP_DMA_DEF_HEIGHT 1080
  31. /* Minimum and maximum widths are expressed in bytes */
  32. #define XVIP_DMA_MIN_WIDTH 1U
  33. #define XVIP_DMA_MAX_WIDTH 65535U
  34. #define XVIP_DMA_MIN_HEIGHT 1U
  35. #define XVIP_DMA_MAX_HEIGHT 8191U
  36. /* -----------------------------------------------------------------------------
  37. * Helper functions
  38. */
  39. static struct v4l2_subdev *
  40. xvip_dma_remote_subdev(struct media_pad *local, u32 *pad)
  41. {
  42. struct media_pad *remote;
  43. remote = media_entity_remote_pad(local);
  44. if (!remote || !is_media_entity_v4l2_subdev(remote->entity))
  45. return NULL;
  46. if (pad)
  47. *pad = remote->index;
  48. return media_entity_to_v4l2_subdev(remote->entity);
  49. }
  50. static int xvip_dma_verify_format(struct xvip_dma *dma)
  51. {
  52. struct v4l2_subdev_format fmt;
  53. struct v4l2_subdev *subdev;
  54. int ret;
  55. subdev = xvip_dma_remote_subdev(&dma->pad, &fmt.pad);
  56. if (subdev == NULL)
  57. return -EPIPE;
  58. fmt.which = V4L2_SUBDEV_FORMAT_ACTIVE;
  59. ret = v4l2_subdev_call(subdev, pad, get_fmt, NULL, &fmt);
  60. if (ret < 0)
  61. return ret == -ENOIOCTLCMD ? -EINVAL : ret;
  62. if (dma->fmtinfo->code != fmt.format.code ||
  63. dma->format.height != fmt.format.height ||
  64. dma->format.width != fmt.format.width ||
  65. dma->format.colorspace != fmt.format.colorspace)
  66. return -EINVAL;
  67. return 0;
  68. }
  69. /* -----------------------------------------------------------------------------
  70. * Pipeline Stream Management
  71. */
  72. /**
  73. * xvip_pipeline_start_stop - Start ot stop streaming on a pipeline
  74. * @pipe: The pipeline
  75. * @start: Start (when true) or stop (when false) the pipeline
  76. *
  77. * Walk the entities chain starting at the pipeline output video node and start
  78. * or stop all of them.
  79. *
  80. * Return: 0 if successful, or the return value of the failed video::s_stream
  81. * operation otherwise.
  82. */
  83. static int xvip_pipeline_start_stop(struct xvip_pipeline *pipe, bool start)
  84. {
  85. struct xvip_dma *dma = pipe->output;
  86. struct media_entity *entity;
  87. struct media_pad *pad;
  88. struct v4l2_subdev *subdev;
  89. int ret;
  90. entity = &dma->video.entity;
  91. while (1) {
  92. pad = &entity->pads[0];
  93. if (!(pad->flags & MEDIA_PAD_FL_SINK))
  94. break;
  95. pad = media_entity_remote_pad(pad);
  96. if (!pad || !is_media_entity_v4l2_subdev(pad->entity))
  97. break;
  98. entity = pad->entity;
  99. subdev = media_entity_to_v4l2_subdev(entity);
  100. ret = v4l2_subdev_call(subdev, video, s_stream, start);
  101. if (start && ret < 0 && ret != -ENOIOCTLCMD)
  102. return ret;
  103. }
  104. return 0;
  105. }
  106. /**
  107. * xvip_pipeline_set_stream - Enable/disable streaming on a pipeline
  108. * @pipe: The pipeline
  109. * @on: Turn the stream on when true or off when false
  110. *
  111. * The pipeline is shared between all DMA engines connect at its input and
  112. * output. While the stream state of DMA engines can be controlled
  113. * independently, pipelines have a shared stream state that enable or disable
  114. * all entities in the pipeline. For this reason the pipeline uses a streaming
  115. * counter that tracks the number of DMA engines that have requested the stream
  116. * to be enabled.
  117. *
  118. * When called with the @on argument set to true, this function will increment
  119. * the pipeline streaming count. If the streaming count reaches the number of
  120. * DMA engines in the pipeline it will enable all entities that belong to the
  121. * pipeline.
  122. *
  123. * Similarly, when called with the @on argument set to false, this function will
  124. * decrement the pipeline streaming count and disable all entities in the
  125. * pipeline when the streaming count reaches zero.
  126. *
  127. * Return: 0 if successful, or the return value of the failed video::s_stream
  128. * operation otherwise. Stopping the pipeline never fails. The pipeline state is
  129. * not updated when the operation fails.
  130. */
  131. static int xvip_pipeline_set_stream(struct xvip_pipeline *pipe, bool on)
  132. {
  133. int ret = 0;
  134. mutex_lock(&pipe->lock);
  135. if (on) {
  136. if (pipe->stream_count == pipe->num_dmas - 1) {
  137. ret = xvip_pipeline_start_stop(pipe, true);
  138. if (ret < 0)
  139. goto done;
  140. }
  141. pipe->stream_count++;
  142. } else {
  143. if (--pipe->stream_count == 0)
  144. xvip_pipeline_start_stop(pipe, false);
  145. }
  146. done:
  147. mutex_unlock(&pipe->lock);
  148. return ret;
  149. }
  150. static int xvip_pipeline_validate(struct xvip_pipeline *pipe,
  151. struct xvip_dma *start)
  152. {
  153. struct media_graph graph;
  154. struct media_entity *entity = &start->video.entity;
  155. struct media_device *mdev = entity->graph_obj.mdev;
  156. unsigned int num_inputs = 0;
  157. unsigned int num_outputs = 0;
  158. int ret;
  159. mutex_lock(&mdev->graph_mutex);
  160. /* Walk the graph to locate the video nodes. */
  161. ret = media_graph_walk_init(&graph, mdev);
  162. if (ret) {
  163. mutex_unlock(&mdev->graph_mutex);
  164. return ret;
  165. }
  166. media_graph_walk_start(&graph, entity);
  167. while ((entity = media_graph_walk_next(&graph))) {
  168. struct xvip_dma *dma;
  169. if (entity->function != MEDIA_ENT_F_IO_V4L)
  170. continue;
  171. dma = to_xvip_dma(media_entity_to_video_device(entity));
  172. if (dma->pad.flags & MEDIA_PAD_FL_SINK) {
  173. pipe->output = dma;
  174. num_outputs++;
  175. } else {
  176. num_inputs++;
  177. }
  178. }
  179. mutex_unlock(&mdev->graph_mutex);
  180. media_graph_walk_cleanup(&graph);
  181. /* We need exactly one output and zero or one input. */
  182. if (num_outputs != 1 || num_inputs > 1)
  183. return -EPIPE;
  184. pipe->num_dmas = num_inputs + num_outputs;
  185. return 0;
  186. }
  187. static void __xvip_pipeline_cleanup(struct xvip_pipeline *pipe)
  188. {
  189. pipe->num_dmas = 0;
  190. pipe->output = NULL;
  191. }
  192. /**
  193. * xvip_pipeline_cleanup - Cleanup the pipeline after streaming
  194. * @pipe: the pipeline
  195. *
  196. * Decrease the pipeline use count and clean it up if we were the last user.
  197. */
  198. static void xvip_pipeline_cleanup(struct xvip_pipeline *pipe)
  199. {
  200. mutex_lock(&pipe->lock);
  201. /* If we're the last user clean up the pipeline. */
  202. if (--pipe->use_count == 0)
  203. __xvip_pipeline_cleanup(pipe);
  204. mutex_unlock(&pipe->lock);
  205. }
  206. /**
  207. * xvip_pipeline_prepare - Prepare the pipeline for streaming
  208. * @pipe: the pipeline
  209. * @dma: DMA engine at one end of the pipeline
  210. *
  211. * Validate the pipeline if no user exists yet, otherwise just increase the use
  212. * count.
  213. *
  214. * Return: 0 if successful or -EPIPE if the pipeline is not valid.
  215. */
  216. static int xvip_pipeline_prepare(struct xvip_pipeline *pipe,
  217. struct xvip_dma *dma)
  218. {
  219. int ret;
  220. mutex_lock(&pipe->lock);
  221. /* If we're the first user validate and initialize the pipeline. */
  222. if (pipe->use_count == 0) {
  223. ret = xvip_pipeline_validate(pipe, dma);
  224. if (ret < 0) {
  225. __xvip_pipeline_cleanup(pipe);
  226. goto done;
  227. }
  228. }
  229. pipe->use_count++;
  230. ret = 0;
  231. done:
  232. mutex_unlock(&pipe->lock);
  233. return ret;
  234. }
  235. /* -----------------------------------------------------------------------------
  236. * videobuf2 queue operations
  237. */
  238. /**
  239. * struct xvip_dma_buffer - Video DMA buffer
  240. * @buf: vb2 buffer base object
  241. * @queue: buffer list entry in the DMA engine queued buffers list
  242. * @dma: DMA channel that uses the buffer
  243. */
  244. struct xvip_dma_buffer {
  245. struct vb2_v4l2_buffer buf;
  246. struct list_head queue;
  247. struct xvip_dma *dma;
  248. };
  249. #define to_xvip_dma_buffer(vb) container_of(vb, struct xvip_dma_buffer, buf)
  250. static void xvip_dma_complete(void *param)
  251. {
  252. struct xvip_dma_buffer *buf = param;
  253. struct xvip_dma *dma = buf->dma;
  254. spin_lock(&dma->queued_lock);
  255. list_del(&buf->queue);
  256. spin_unlock(&dma->queued_lock);
  257. buf->buf.field = V4L2_FIELD_NONE;
  258. buf->buf.sequence = dma->sequence++;
  259. buf->buf.vb2_buf.timestamp = ktime_get_ns();
  260. vb2_set_plane_payload(&buf->buf.vb2_buf, 0, dma->format.sizeimage);
  261. vb2_buffer_done(&buf->buf.vb2_buf, VB2_BUF_STATE_DONE);
  262. }
  263. static int
  264. xvip_dma_queue_setup(struct vb2_queue *vq,
  265. unsigned int *nbuffers, unsigned int *nplanes,
  266. unsigned int sizes[], struct device *alloc_devs[])
  267. {
  268. struct xvip_dma *dma = vb2_get_drv_priv(vq);
  269. /* Make sure the image size is large enough. */
  270. if (*nplanes)
  271. return sizes[0] < dma->format.sizeimage ? -EINVAL : 0;
  272. *nplanes = 1;
  273. sizes[0] = dma->format.sizeimage;
  274. return 0;
  275. }
  276. static int xvip_dma_buffer_prepare(struct vb2_buffer *vb)
  277. {
  278. struct vb2_v4l2_buffer *vbuf = to_vb2_v4l2_buffer(vb);
  279. struct xvip_dma *dma = vb2_get_drv_priv(vb->vb2_queue);
  280. struct xvip_dma_buffer *buf = to_xvip_dma_buffer(vbuf);
  281. buf->dma = dma;
  282. return 0;
  283. }
  284. static void xvip_dma_buffer_queue(struct vb2_buffer *vb)
  285. {
  286. struct vb2_v4l2_buffer *vbuf = to_vb2_v4l2_buffer(vb);
  287. struct xvip_dma *dma = vb2_get_drv_priv(vb->vb2_queue);
  288. struct xvip_dma_buffer *buf = to_xvip_dma_buffer(vbuf);
  289. struct dma_async_tx_descriptor *desc;
  290. dma_addr_t addr = vb2_dma_contig_plane_dma_addr(vb, 0);
  291. u32 flags;
  292. if (dma->queue.type == V4L2_BUF_TYPE_VIDEO_CAPTURE) {
  293. flags = DMA_PREP_INTERRUPT | DMA_CTRL_ACK;
  294. dma->xt.dir = DMA_DEV_TO_MEM;
  295. dma->xt.src_sgl = false;
  296. dma->xt.dst_sgl = true;
  297. dma->xt.dst_start = addr;
  298. } else {
  299. flags = DMA_PREP_INTERRUPT | DMA_CTRL_ACK;
  300. dma->xt.dir = DMA_MEM_TO_DEV;
  301. dma->xt.src_sgl = true;
  302. dma->xt.dst_sgl = false;
  303. dma->xt.src_start = addr;
  304. }
  305. dma->xt.frame_size = 1;
  306. dma->sgl[0].size = dma->format.width * dma->fmtinfo->bpp;
  307. dma->sgl[0].icg = dma->format.bytesperline - dma->sgl[0].size;
  308. dma->xt.numf = dma->format.height;
  309. desc = dmaengine_prep_interleaved_dma(dma->dma, &dma->xt, flags);
  310. if (!desc) {
  311. dev_err(dma->xdev->dev, "Failed to prepare DMA transfer\n");
  312. vb2_buffer_done(&buf->buf.vb2_buf, VB2_BUF_STATE_ERROR);
  313. return;
  314. }
  315. desc->callback = xvip_dma_complete;
  316. desc->callback_param = buf;
  317. spin_lock_irq(&dma->queued_lock);
  318. list_add_tail(&buf->queue, &dma->queued_bufs);
  319. spin_unlock_irq(&dma->queued_lock);
  320. dmaengine_submit(desc);
  321. if (vb2_is_streaming(&dma->queue))
  322. dma_async_issue_pending(dma->dma);
  323. }
  324. static int xvip_dma_start_streaming(struct vb2_queue *vq, unsigned int count)
  325. {
  326. struct xvip_dma *dma = vb2_get_drv_priv(vq);
  327. struct xvip_dma_buffer *buf, *nbuf;
  328. struct xvip_pipeline *pipe;
  329. int ret;
  330. dma->sequence = 0;
  331. /*
  332. * Start streaming on the pipeline. No link touching an entity in the
  333. * pipeline can be activated or deactivated once streaming is started.
  334. *
  335. * Use the pipeline object embedded in the first DMA object that starts
  336. * streaming.
  337. */
  338. pipe = dma->video.entity.pipe
  339. ? to_xvip_pipeline(&dma->video.entity) : &dma->pipe;
  340. ret = media_pipeline_start(&dma->video.entity, &pipe->pipe);
  341. if (ret < 0)
  342. goto error;
  343. /* Verify that the configured format matches the output of the
  344. * connected subdev.
  345. */
  346. ret = xvip_dma_verify_format(dma);
  347. if (ret < 0)
  348. goto error_stop;
  349. ret = xvip_pipeline_prepare(pipe, dma);
  350. if (ret < 0)
  351. goto error_stop;
  352. /* Start the DMA engine. This must be done before starting the blocks
  353. * in the pipeline to avoid DMA synchronization issues.
  354. */
  355. dma_async_issue_pending(dma->dma);
  356. /* Start the pipeline. */
  357. xvip_pipeline_set_stream(pipe, true);
  358. return 0;
  359. error_stop:
  360. media_pipeline_stop(&dma->video.entity);
  361. error:
  362. /* Give back all queued buffers to videobuf2. */
  363. spin_lock_irq(&dma->queued_lock);
  364. list_for_each_entry_safe(buf, nbuf, &dma->queued_bufs, queue) {
  365. vb2_buffer_done(&buf->buf.vb2_buf, VB2_BUF_STATE_QUEUED);
  366. list_del(&buf->queue);
  367. }
  368. spin_unlock_irq(&dma->queued_lock);
  369. return ret;
  370. }
  371. static void xvip_dma_stop_streaming(struct vb2_queue *vq)
  372. {
  373. struct xvip_dma *dma = vb2_get_drv_priv(vq);
  374. struct xvip_pipeline *pipe = to_xvip_pipeline(&dma->video.entity);
  375. struct xvip_dma_buffer *buf, *nbuf;
  376. /* Stop the pipeline. */
  377. xvip_pipeline_set_stream(pipe, false);
  378. /* Stop and reset the DMA engine. */
  379. dmaengine_terminate_all(dma->dma);
  380. /* Cleanup the pipeline and mark it as being stopped. */
  381. xvip_pipeline_cleanup(pipe);
  382. media_pipeline_stop(&dma->video.entity);
  383. /* Give back all queued buffers to videobuf2. */
  384. spin_lock_irq(&dma->queued_lock);
  385. list_for_each_entry_safe(buf, nbuf, &dma->queued_bufs, queue) {
  386. vb2_buffer_done(&buf->buf.vb2_buf, VB2_BUF_STATE_ERROR);
  387. list_del(&buf->queue);
  388. }
  389. spin_unlock_irq(&dma->queued_lock);
  390. }
  391. static const struct vb2_ops xvip_dma_queue_qops = {
  392. .queue_setup = xvip_dma_queue_setup,
  393. .buf_prepare = xvip_dma_buffer_prepare,
  394. .buf_queue = xvip_dma_buffer_queue,
  395. .wait_prepare = vb2_ops_wait_prepare,
  396. .wait_finish = vb2_ops_wait_finish,
  397. .start_streaming = xvip_dma_start_streaming,
  398. .stop_streaming = xvip_dma_stop_streaming,
  399. };
  400. /* -----------------------------------------------------------------------------
  401. * V4L2 ioctls
  402. */
  403. static int
  404. xvip_dma_querycap(struct file *file, void *fh, struct v4l2_capability *cap)
  405. {
  406. struct v4l2_fh *vfh = file->private_data;
  407. struct xvip_dma *dma = to_xvip_dma(vfh->vdev);
  408. cap->device_caps = V4L2_CAP_STREAMING;
  409. if (dma->queue.type == V4L2_BUF_TYPE_VIDEO_CAPTURE)
  410. cap->device_caps |= V4L2_CAP_VIDEO_CAPTURE;
  411. else
  412. cap->device_caps |= V4L2_CAP_VIDEO_OUTPUT;
  413. cap->capabilities = cap->device_caps | V4L2_CAP_DEVICE_CAPS
  414. | dma->xdev->v4l2_caps;
  415. strlcpy(cap->driver, "xilinx-vipp", sizeof(cap->driver));
  416. strlcpy(cap->card, dma->video.name, sizeof(cap->card));
  417. snprintf(cap->bus_info, sizeof(cap->bus_info), "platform:%s:%u",
  418. dma->xdev->dev->of_node->name, dma->port);
  419. return 0;
  420. }
  421. /* FIXME: without this callback function, some applications are not configured
  422. * with correct formats, and it results in frames in wrong format. Whether this
  423. * callback needs to be required is not clearly defined, so it should be
  424. * clarified through the mailing list.
  425. */
  426. static int
  427. xvip_dma_enum_format(struct file *file, void *fh, struct v4l2_fmtdesc *f)
  428. {
  429. struct v4l2_fh *vfh = file->private_data;
  430. struct xvip_dma *dma = to_xvip_dma(vfh->vdev);
  431. if (f->index > 0)
  432. return -EINVAL;
  433. f->pixelformat = dma->format.pixelformat;
  434. strlcpy(f->description, dma->fmtinfo->description,
  435. sizeof(f->description));
  436. return 0;
  437. }
  438. static int
  439. xvip_dma_get_format(struct file *file, void *fh, struct v4l2_format *format)
  440. {
  441. struct v4l2_fh *vfh = file->private_data;
  442. struct xvip_dma *dma = to_xvip_dma(vfh->vdev);
  443. format->fmt.pix = dma->format;
  444. return 0;
  445. }
  446. static void
  447. __xvip_dma_try_format(struct xvip_dma *dma, struct v4l2_pix_format *pix,
  448. const struct xvip_video_format **fmtinfo)
  449. {
  450. const struct xvip_video_format *info;
  451. unsigned int min_width;
  452. unsigned int max_width;
  453. unsigned int min_bpl;
  454. unsigned int max_bpl;
  455. unsigned int width;
  456. unsigned int align;
  457. unsigned int bpl;
  458. /* Retrieve format information and select the default format if the
  459. * requested format isn't supported.
  460. */
  461. info = xvip_get_format_by_fourcc(pix->pixelformat);
  462. if (IS_ERR(info))
  463. info = xvip_get_format_by_fourcc(XVIP_DMA_DEF_FORMAT);
  464. pix->pixelformat = info->fourcc;
  465. pix->field = V4L2_FIELD_NONE;
  466. /* The transfer alignment requirements are expressed in bytes. Compute
  467. * the minimum and maximum values, clamp the requested width and convert
  468. * it back to pixels.
  469. */
  470. align = lcm(dma->align, info->bpp);
  471. min_width = roundup(XVIP_DMA_MIN_WIDTH, align);
  472. max_width = rounddown(XVIP_DMA_MAX_WIDTH, align);
  473. width = rounddown(pix->width * info->bpp, align);
  474. pix->width = clamp(width, min_width, max_width) / info->bpp;
  475. pix->height = clamp(pix->height, XVIP_DMA_MIN_HEIGHT,
  476. XVIP_DMA_MAX_HEIGHT);
  477. /* Clamp the requested bytes per line value. If the maximum bytes per
  478. * line value is zero, the module doesn't support user configurable line
  479. * sizes. Override the requested value with the minimum in that case.
  480. */
  481. min_bpl = pix->width * info->bpp;
  482. max_bpl = rounddown(XVIP_DMA_MAX_WIDTH, dma->align);
  483. bpl = rounddown(pix->bytesperline, dma->align);
  484. pix->bytesperline = clamp(bpl, min_bpl, max_bpl);
  485. pix->sizeimage = pix->bytesperline * pix->height;
  486. if (fmtinfo)
  487. *fmtinfo = info;
  488. }
  489. static int
  490. xvip_dma_try_format(struct file *file, void *fh, struct v4l2_format *format)
  491. {
  492. struct v4l2_fh *vfh = file->private_data;
  493. struct xvip_dma *dma = to_xvip_dma(vfh->vdev);
  494. __xvip_dma_try_format(dma, &format->fmt.pix, NULL);
  495. return 0;
  496. }
  497. static int
  498. xvip_dma_set_format(struct file *file, void *fh, struct v4l2_format *format)
  499. {
  500. struct v4l2_fh *vfh = file->private_data;
  501. struct xvip_dma *dma = to_xvip_dma(vfh->vdev);
  502. const struct xvip_video_format *info;
  503. __xvip_dma_try_format(dma, &format->fmt.pix, &info);
  504. if (vb2_is_busy(&dma->queue))
  505. return -EBUSY;
  506. dma->format = format->fmt.pix;
  507. dma->fmtinfo = info;
  508. return 0;
  509. }
  510. static const struct v4l2_ioctl_ops xvip_dma_ioctl_ops = {
  511. .vidioc_querycap = xvip_dma_querycap,
  512. .vidioc_enum_fmt_vid_cap = xvip_dma_enum_format,
  513. .vidioc_g_fmt_vid_cap = xvip_dma_get_format,
  514. .vidioc_g_fmt_vid_out = xvip_dma_get_format,
  515. .vidioc_s_fmt_vid_cap = xvip_dma_set_format,
  516. .vidioc_s_fmt_vid_out = xvip_dma_set_format,
  517. .vidioc_try_fmt_vid_cap = xvip_dma_try_format,
  518. .vidioc_try_fmt_vid_out = xvip_dma_try_format,
  519. .vidioc_reqbufs = vb2_ioctl_reqbufs,
  520. .vidioc_querybuf = vb2_ioctl_querybuf,
  521. .vidioc_qbuf = vb2_ioctl_qbuf,
  522. .vidioc_dqbuf = vb2_ioctl_dqbuf,
  523. .vidioc_create_bufs = vb2_ioctl_create_bufs,
  524. .vidioc_expbuf = vb2_ioctl_expbuf,
  525. .vidioc_streamon = vb2_ioctl_streamon,
  526. .vidioc_streamoff = vb2_ioctl_streamoff,
  527. };
  528. /* -----------------------------------------------------------------------------
  529. * V4L2 file operations
  530. */
  531. static const struct v4l2_file_operations xvip_dma_fops = {
  532. .owner = THIS_MODULE,
  533. .unlocked_ioctl = video_ioctl2,
  534. .open = v4l2_fh_open,
  535. .release = vb2_fop_release,
  536. .poll = vb2_fop_poll,
  537. .mmap = vb2_fop_mmap,
  538. };
  539. /* -----------------------------------------------------------------------------
  540. * Xilinx Video DMA Core
  541. */
  542. int xvip_dma_init(struct xvip_composite_device *xdev, struct xvip_dma *dma,
  543. enum v4l2_buf_type type, unsigned int port)
  544. {
  545. char name[16];
  546. int ret;
  547. dma->xdev = xdev;
  548. dma->port = port;
  549. mutex_init(&dma->lock);
  550. mutex_init(&dma->pipe.lock);
  551. INIT_LIST_HEAD(&dma->queued_bufs);
  552. spin_lock_init(&dma->queued_lock);
  553. dma->fmtinfo = xvip_get_format_by_fourcc(XVIP_DMA_DEF_FORMAT);
  554. dma->format.pixelformat = dma->fmtinfo->fourcc;
  555. dma->format.colorspace = V4L2_COLORSPACE_SRGB;
  556. dma->format.field = V4L2_FIELD_NONE;
  557. dma->format.width = XVIP_DMA_DEF_WIDTH;
  558. dma->format.height = XVIP_DMA_DEF_HEIGHT;
  559. dma->format.bytesperline = dma->format.width * dma->fmtinfo->bpp;
  560. dma->format.sizeimage = dma->format.bytesperline * dma->format.height;
  561. /* Initialize the media entity... */
  562. dma->pad.flags = type == V4L2_BUF_TYPE_VIDEO_CAPTURE
  563. ? MEDIA_PAD_FL_SINK : MEDIA_PAD_FL_SOURCE;
  564. ret = media_entity_pads_init(&dma->video.entity, 1, &dma->pad);
  565. if (ret < 0)
  566. goto error;
  567. /* ... and the video node... */
  568. dma->video.fops = &xvip_dma_fops;
  569. dma->video.v4l2_dev = &xdev->v4l2_dev;
  570. dma->video.queue = &dma->queue;
  571. snprintf(dma->video.name, sizeof(dma->video.name), "%s %s %u",
  572. xdev->dev->of_node->name,
  573. type == V4L2_BUF_TYPE_VIDEO_CAPTURE ? "output" : "input",
  574. port);
  575. dma->video.vfl_type = VFL_TYPE_GRABBER;
  576. dma->video.vfl_dir = type == V4L2_BUF_TYPE_VIDEO_CAPTURE
  577. ? VFL_DIR_RX : VFL_DIR_TX;
  578. dma->video.release = video_device_release_empty;
  579. dma->video.ioctl_ops = &xvip_dma_ioctl_ops;
  580. dma->video.lock = &dma->lock;
  581. video_set_drvdata(&dma->video, dma);
  582. /* ... and the buffers queue... */
  583. /* Don't enable VB2_READ and VB2_WRITE, as using the read() and write()
  584. * V4L2 APIs would be inefficient. Testing on the command line with a
  585. * 'cat /dev/video?' thus won't be possible, but given that the driver
  586. * anyway requires a test tool to setup the pipeline before any video
  587. * stream can be started, requiring a specific V4L2 test tool as well
  588. * instead of 'cat' isn't really a drawback.
  589. */
  590. dma->queue.type = type;
  591. dma->queue.io_modes = VB2_MMAP | VB2_USERPTR | VB2_DMABUF;
  592. dma->queue.lock = &dma->lock;
  593. dma->queue.drv_priv = dma;
  594. dma->queue.buf_struct_size = sizeof(struct xvip_dma_buffer);
  595. dma->queue.ops = &xvip_dma_queue_qops;
  596. dma->queue.mem_ops = &vb2_dma_contig_memops;
  597. dma->queue.timestamp_flags = V4L2_BUF_FLAG_TIMESTAMP_MONOTONIC
  598. | V4L2_BUF_FLAG_TSTAMP_SRC_EOF;
  599. dma->queue.dev = dma->xdev->dev;
  600. ret = vb2_queue_init(&dma->queue);
  601. if (ret < 0) {
  602. dev_err(dma->xdev->dev, "failed to initialize VB2 queue\n");
  603. goto error;
  604. }
  605. /* ... and the DMA channel. */
  606. snprintf(name, sizeof(name), "port%u", port);
  607. dma->dma = dma_request_slave_channel(dma->xdev->dev, name);
  608. if (dma->dma == NULL) {
  609. dev_err(dma->xdev->dev, "no VDMA channel found\n");
  610. ret = -ENODEV;
  611. goto error;
  612. }
  613. dma->align = 1 << dma->dma->device->copy_align;
  614. ret = video_register_device(&dma->video, VFL_TYPE_GRABBER, -1);
  615. if (ret < 0) {
  616. dev_err(dma->xdev->dev, "failed to register video device\n");
  617. goto error;
  618. }
  619. return 0;
  620. error:
  621. xvip_dma_cleanup(dma);
  622. return ret;
  623. }
  624. void xvip_dma_cleanup(struct xvip_dma *dma)
  625. {
  626. if (video_is_registered(&dma->video))
  627. video_unregister_device(&dma->video);
  628. if (dma->dma)
  629. dma_release_channel(dma->dma);
  630. media_entity_cleanup(&dma->video.entity);
  631. mutex_destroy(&dma->lock);
  632. mutex_destroy(&dma->pipe.lock);
  633. }