1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677 |
- /*
- * Marvell 88E6xxx SERDES manipulation, via SMI bus
- *
- * Copyright (c) 2008 Marvell Semiconductor
- *
- * Copyright (c) 2016 Andrew Lunn <andrew@lunn.ch>
- *
- * This program is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License as published by
- * the Free Software Foundation; either version 2 of the License, or
- * (at your option) any later version.
- */
- #ifndef _MV88E6XXX_SERDES_H
- #define _MV88E6XXX_SERDES_H
- #include "chip.h"
- #define MV88E6352_ADDR_SERDES 0x0f
- #define MV88E6352_SERDES_PAGE_FIBER 0x01
- #define MV88E6341_ADDR_SERDES 0x15
- #define MV88E6390_PORT9_LANE0 0x09
- #define MV88E6390_PORT9_LANE1 0x12
- #define MV88E6390_PORT9_LANE2 0x13
- #define MV88E6390_PORT9_LANE3 0x14
- #define MV88E6390_PORT10_LANE0 0x0a
- #define MV88E6390_PORT10_LANE1 0x15
- #define MV88E6390_PORT10_LANE2 0x16
- #define MV88E6390_PORT10_LANE3 0x17
- /* 10GBASE-R and 10GBASE-X4/X2 */
- #define MV88E6390_PCS_CONTROL_1 0x1000
- #define MV88E6390_PCS_CONTROL_1_RESET BIT(15)
- #define MV88E6390_PCS_CONTROL_1_LOOPBACK BIT(14)
- #define MV88E6390_PCS_CONTROL_1_SPEED BIT(13)
- #define MV88E6390_PCS_CONTROL_1_PDOWN BIT(11)
- /* 1000BASE-X and SGMII */
- #define MV88E6390_SGMII_CONTROL 0x2000
- #define MV88E6390_SGMII_CONTROL_RESET BIT(15)
- #define MV88E6390_SGMII_CONTROL_LOOPBACK BIT(14)
- #define MV88E6390_SGMII_CONTROL_PDOWN BIT(11)
- #define MV88E6390_SGMII_STATUS 0x2001
- #define MV88E6390_SGMII_STATUS_AN_DONE BIT(5)
- #define MV88E6390_SGMII_STATUS_REMOTE_FAULT BIT(4)
- #define MV88E6390_SGMII_STATUS_LINK BIT(2)
- #define MV88E6390_SGMII_INT_ENABLE 0xa001
- #define MV88E6390_SGMII_INT_SPEED_CHANGE BIT(14)
- #define MV88E6390_SGMII_INT_DUPLEX_CHANGE BIT(13)
- #define MV88E6390_SGMII_INT_PAGE_RX BIT(12)
- #define MV88E6390_SGMII_INT_AN_COMPLETE BIT(11)
- #define MV88E6390_SGMII_INT_LINK_DOWN BIT(10)
- #define MV88E6390_SGMII_INT_LINK_UP BIT(9)
- #define MV88E6390_SGMII_INT_SYMBOL_ERROR BIT(8)
- #define MV88E6390_SGMII_INT_FALSE_CARRIER BIT(7)
- #define MV88E6390_SGMII_INT_STATUS 0xa002
- int mv88e6390x_serdes_get_lane(struct mv88e6xxx_chip *chip, int port);
- int mv88e6341_serdes_power(struct mv88e6xxx_chip *chip, int port, bool on);
- int mv88e6352_serdes_power(struct mv88e6xxx_chip *chip, int port, bool on);
- int mv88e6390_serdes_power(struct mv88e6xxx_chip *chip, int port, bool on);
- int mv88e6390x_serdes_power(struct mv88e6xxx_chip *chip, int port, bool on);
- int mv88e6390_serdes_irq_setup(struct mv88e6xxx_chip *chip, int port);
- void mv88e6390_serdes_irq_free(struct mv88e6xxx_chip *chip, int port);
- int mv88e6352_serdes_get_sset_count(struct mv88e6xxx_chip *chip, int port);
- int mv88e6352_serdes_get_strings(struct mv88e6xxx_chip *chip,
- int port, uint8_t *data);
- int mv88e6352_serdes_get_stats(struct mv88e6xxx_chip *chip, int port,
- uint64_t *data);
- int mv88e6390_serdes_irq_enable(struct mv88e6xxx_chip *chip, int port,
- int lane);
- int mv88e6390_serdes_irq_disable(struct mv88e6xxx_chip *chip, int port,
- int lane);
- #endif
|