fw_dnld.c 14 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559
  1. /*
  2. * Marvell NFC driver: Firmware downloader
  3. *
  4. * Copyright (C) 2015, Marvell International Ltd.
  5. *
  6. * This software file (the "File") is distributed by Marvell International
  7. * Ltd. under the terms of the GNU General Public License Version 2, June 1991
  8. * (the "License"). You may use, redistribute and/or modify this File in
  9. * accordance with the terms and conditions of the License, a copy of which
  10. * is available on the worldwide web at
  11. * http://www.gnu.org/licenses/old-licenses/gpl-2.0.txt.
  12. *
  13. * THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE
  14. * IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE
  15. * ARE EXPRESSLY DISCLAIMED. The License provides additional details about
  16. * this warranty disclaimer.
  17. */
  18. #include <linux/module.h>
  19. #include <asm/unaligned.h>
  20. #include <linux/firmware.h>
  21. #include <linux/nfc.h>
  22. #include <net/nfc/nci.h>
  23. #include <net/nfc/nci_core.h>
  24. #include "nfcmrvl.h"
  25. #define FW_DNLD_TIMEOUT 15000
  26. #define NCI_OP_PROPRIETARY_BOOT_CMD nci_opcode_pack(NCI_GID_PROPRIETARY, \
  27. NCI_OP_PROP_BOOT_CMD)
  28. /* FW download states */
  29. enum {
  30. STATE_RESET = 0,
  31. STATE_INIT,
  32. STATE_SET_REF_CLOCK,
  33. STATE_SET_HI_CONFIG,
  34. STATE_OPEN_LC,
  35. STATE_FW_DNLD,
  36. STATE_CLOSE_LC,
  37. STATE_BOOT
  38. };
  39. enum {
  40. SUBSTATE_WAIT_COMMAND = 0,
  41. SUBSTATE_WAIT_ACK_CREDIT,
  42. SUBSTATE_WAIT_NACK_CREDIT,
  43. SUBSTATE_WAIT_DATA_CREDIT,
  44. };
  45. /*
  46. ** Patterns for responses
  47. */
  48. static const uint8_t nci_pattern_core_reset_ntf[] = {
  49. 0x60, 0x00, 0x02, 0xA0, 0x01
  50. };
  51. static const uint8_t nci_pattern_core_init_rsp[] = {
  52. 0x40, 0x01, 0x11
  53. };
  54. static const uint8_t nci_pattern_core_set_config_rsp[] = {
  55. 0x40, 0x02, 0x02, 0x00, 0x00
  56. };
  57. static const uint8_t nci_pattern_core_conn_create_rsp[] = {
  58. 0x40, 0x04, 0x04, 0x00
  59. };
  60. static const uint8_t nci_pattern_core_conn_close_rsp[] = {
  61. 0x40, 0x05, 0x01, 0x00
  62. };
  63. static const uint8_t nci_pattern_core_conn_credits_ntf[] = {
  64. 0x60, 0x06, 0x03, 0x01, NCI_CORE_LC_CONNID_PROP_FW_DL, 0x01
  65. };
  66. static const uint8_t nci_pattern_proprietary_boot_rsp[] = {
  67. 0x4F, 0x3A, 0x01, 0x00
  68. };
  69. static struct sk_buff *alloc_lc_skb(struct nfcmrvl_private *priv, uint8_t plen)
  70. {
  71. struct sk_buff *skb;
  72. struct nci_data_hdr *hdr;
  73. skb = nci_skb_alloc(priv->ndev, (NCI_DATA_HDR_SIZE + plen), GFP_KERNEL);
  74. if (!skb) {
  75. pr_err("no memory for data\n");
  76. return NULL;
  77. }
  78. hdr = skb_put(skb, NCI_DATA_HDR_SIZE);
  79. hdr->conn_id = NCI_CORE_LC_CONNID_PROP_FW_DL;
  80. hdr->rfu = 0;
  81. hdr->plen = plen;
  82. nci_mt_set((__u8 *)hdr, NCI_MT_DATA_PKT);
  83. nci_pbf_set((__u8 *)hdr, NCI_PBF_LAST);
  84. return skb;
  85. }
  86. static void fw_dnld_over(struct nfcmrvl_private *priv, u32 error)
  87. {
  88. if (priv->fw_dnld.fw) {
  89. release_firmware(priv->fw_dnld.fw);
  90. priv->fw_dnld.fw = NULL;
  91. priv->fw_dnld.header = NULL;
  92. priv->fw_dnld.binary_config = NULL;
  93. }
  94. atomic_set(&priv->ndev->cmd_cnt, 0);
  95. if (timer_pending(&priv->ndev->cmd_timer))
  96. del_timer_sync(&priv->ndev->cmd_timer);
  97. if (timer_pending(&priv->fw_dnld.timer))
  98. del_timer_sync(&priv->fw_dnld.timer);
  99. nfc_info(priv->dev, "FW loading over (%d)]\n", error);
  100. if (error != 0) {
  101. /* failed, halt the chip to avoid power consumption */
  102. nfcmrvl_chip_halt(priv);
  103. }
  104. nfc_fw_download_done(priv->ndev->nfc_dev, priv->fw_dnld.name, error);
  105. }
  106. static void fw_dnld_timeout(struct timer_list *t)
  107. {
  108. struct nfcmrvl_private *priv = from_timer(priv, t, fw_dnld.timer);
  109. nfc_err(priv->dev, "FW loading timeout");
  110. priv->fw_dnld.state = STATE_RESET;
  111. fw_dnld_over(priv, -ETIMEDOUT);
  112. }
  113. static int process_state_reset(struct nfcmrvl_private *priv,
  114. struct sk_buff *skb)
  115. {
  116. if (sizeof(nci_pattern_core_reset_ntf) != skb->len ||
  117. memcmp(skb->data, nci_pattern_core_reset_ntf,
  118. sizeof(nci_pattern_core_reset_ntf)))
  119. return -EINVAL;
  120. nfc_info(priv->dev, "BootROM reset, start fw download\n");
  121. /* Start FW download state machine */
  122. priv->fw_dnld.state = STATE_INIT;
  123. nci_send_cmd(priv->ndev, NCI_OP_CORE_INIT_CMD, 0, NULL);
  124. return 0;
  125. }
  126. static int process_state_init(struct nfcmrvl_private *priv, struct sk_buff *skb)
  127. {
  128. struct nci_core_set_config_cmd cmd;
  129. if (sizeof(nci_pattern_core_init_rsp) >= skb->len ||
  130. memcmp(skb->data, nci_pattern_core_init_rsp,
  131. sizeof(nci_pattern_core_init_rsp)))
  132. return -EINVAL;
  133. cmd.num_params = 1;
  134. cmd.param.id = NFCMRVL_PROP_REF_CLOCK;
  135. cmd.param.len = 4;
  136. memcpy(cmd.param.val, &priv->fw_dnld.header->ref_clock, 4);
  137. nci_send_cmd(priv->ndev, NCI_OP_CORE_SET_CONFIG_CMD, 3 + cmd.param.len,
  138. &cmd);
  139. priv->fw_dnld.state = STATE_SET_REF_CLOCK;
  140. return 0;
  141. }
  142. static void create_lc(struct nfcmrvl_private *priv)
  143. {
  144. uint8_t param[2] = { NCI_CORE_LC_PROP_FW_DL, 0x0 };
  145. priv->fw_dnld.state = STATE_OPEN_LC;
  146. nci_send_cmd(priv->ndev, NCI_OP_CORE_CONN_CREATE_CMD, 2, param);
  147. }
  148. static int process_state_set_ref_clock(struct nfcmrvl_private *priv,
  149. struct sk_buff *skb)
  150. {
  151. struct nci_core_set_config_cmd cmd;
  152. if (sizeof(nci_pattern_core_set_config_rsp) != skb->len ||
  153. memcmp(skb->data, nci_pattern_core_set_config_rsp, skb->len))
  154. return -EINVAL;
  155. cmd.num_params = 1;
  156. cmd.param.id = NFCMRVL_PROP_SET_HI_CONFIG;
  157. switch (priv->phy) {
  158. case NFCMRVL_PHY_UART:
  159. cmd.param.len = 5;
  160. memcpy(cmd.param.val,
  161. &priv->fw_dnld.binary_config->uart.baudrate,
  162. 4);
  163. cmd.param.val[4] =
  164. priv->fw_dnld.binary_config->uart.flow_control;
  165. break;
  166. case NFCMRVL_PHY_I2C:
  167. cmd.param.len = 5;
  168. memcpy(cmd.param.val,
  169. &priv->fw_dnld.binary_config->i2c.clk,
  170. 4);
  171. cmd.param.val[4] = 0;
  172. break;
  173. case NFCMRVL_PHY_SPI:
  174. cmd.param.len = 5;
  175. memcpy(cmd.param.val,
  176. &priv->fw_dnld.binary_config->spi.clk,
  177. 4);
  178. cmd.param.val[4] = 0;
  179. break;
  180. default:
  181. create_lc(priv);
  182. return 0;
  183. }
  184. priv->fw_dnld.state = STATE_SET_HI_CONFIG;
  185. nci_send_cmd(priv->ndev, NCI_OP_CORE_SET_CONFIG_CMD, 3 + cmd.param.len,
  186. &cmd);
  187. return 0;
  188. }
  189. static int process_state_set_hi_config(struct nfcmrvl_private *priv,
  190. struct sk_buff *skb)
  191. {
  192. if (sizeof(nci_pattern_core_set_config_rsp) != skb->len ||
  193. memcmp(skb->data, nci_pattern_core_set_config_rsp, skb->len))
  194. return -EINVAL;
  195. create_lc(priv);
  196. return 0;
  197. }
  198. static int process_state_open_lc(struct nfcmrvl_private *priv,
  199. struct sk_buff *skb)
  200. {
  201. if (sizeof(nci_pattern_core_conn_create_rsp) >= skb->len ||
  202. memcmp(skb->data, nci_pattern_core_conn_create_rsp,
  203. sizeof(nci_pattern_core_conn_create_rsp)))
  204. return -EINVAL;
  205. priv->fw_dnld.state = STATE_FW_DNLD;
  206. priv->fw_dnld.substate = SUBSTATE_WAIT_COMMAND;
  207. priv->fw_dnld.offset = priv->fw_dnld.binary_config->offset;
  208. return 0;
  209. }
  210. static int process_state_fw_dnld(struct nfcmrvl_private *priv,
  211. struct sk_buff *skb)
  212. {
  213. uint16_t len;
  214. uint16_t comp_len;
  215. struct sk_buff *out_skb;
  216. switch (priv->fw_dnld.substate) {
  217. case SUBSTATE_WAIT_COMMAND:
  218. /*
  219. * Command format:
  220. * B0..2: NCI header
  221. * B3 : Helper command (0xA5)
  222. * B4..5: le16 data size
  223. * B6..7: le16 data size complement (~)
  224. * B8..N: payload
  225. */
  226. /* Remove NCI HDR */
  227. skb_pull(skb, 3);
  228. if (skb->data[0] != HELPER_CMD_PACKET_FORMAT || skb->len != 5) {
  229. nfc_err(priv->dev, "bad command");
  230. return -EINVAL;
  231. }
  232. skb_pull(skb, 1);
  233. len = get_unaligned_le16(skb->data);
  234. skb_pull(skb, 2);
  235. comp_len = get_unaligned_le16(skb->data);
  236. memcpy(&comp_len, skb->data, 2);
  237. skb_pull(skb, 2);
  238. if (((~len) & 0xFFFF) != comp_len) {
  239. nfc_err(priv->dev, "bad len complement: %x %x %x",
  240. len, comp_len, (~len & 0xFFFF));
  241. out_skb = alloc_lc_skb(priv, 1);
  242. if (!out_skb)
  243. return -ENOMEM;
  244. skb_put_u8(out_skb, 0xBF);
  245. nci_send_frame(priv->ndev, out_skb);
  246. priv->fw_dnld.substate = SUBSTATE_WAIT_NACK_CREDIT;
  247. return 0;
  248. }
  249. priv->fw_dnld.chunk_len = len;
  250. out_skb = alloc_lc_skb(priv, 1);
  251. if (!out_skb)
  252. return -ENOMEM;
  253. skb_put_u8(out_skb, HELPER_ACK_PACKET_FORMAT);
  254. nci_send_frame(priv->ndev, out_skb);
  255. priv->fw_dnld.substate = SUBSTATE_WAIT_ACK_CREDIT;
  256. break;
  257. case SUBSTATE_WAIT_ACK_CREDIT:
  258. if (sizeof(nci_pattern_core_conn_credits_ntf) != skb->len ||
  259. memcmp(nci_pattern_core_conn_credits_ntf, skb->data,
  260. skb->len)) {
  261. nfc_err(priv->dev, "bad packet: waiting for credit");
  262. return -EINVAL;
  263. }
  264. if (priv->fw_dnld.chunk_len == 0) {
  265. /* FW Loading is done */
  266. uint8_t conn_id = NCI_CORE_LC_CONNID_PROP_FW_DL;
  267. priv->fw_dnld.state = STATE_CLOSE_LC;
  268. nci_send_cmd(priv->ndev, NCI_OP_CORE_CONN_CLOSE_CMD,
  269. 1, &conn_id);
  270. } else {
  271. out_skb = alloc_lc_skb(priv, priv->fw_dnld.chunk_len);
  272. if (!out_skb)
  273. return -ENOMEM;
  274. skb_put_data(out_skb,
  275. ((uint8_t *)priv->fw_dnld.fw->data) + priv->fw_dnld.offset,
  276. priv->fw_dnld.chunk_len);
  277. nci_send_frame(priv->ndev, out_skb);
  278. priv->fw_dnld.substate = SUBSTATE_WAIT_DATA_CREDIT;
  279. }
  280. break;
  281. case SUBSTATE_WAIT_DATA_CREDIT:
  282. if (sizeof(nci_pattern_core_conn_credits_ntf) != skb->len ||
  283. memcmp(nci_pattern_core_conn_credits_ntf, skb->data,
  284. skb->len)) {
  285. nfc_err(priv->dev, "bad packet: waiting for credit");
  286. return -EINVAL;
  287. }
  288. priv->fw_dnld.offset += priv->fw_dnld.chunk_len;
  289. priv->fw_dnld.chunk_len = 0;
  290. priv->fw_dnld.substate = SUBSTATE_WAIT_COMMAND;
  291. break;
  292. case SUBSTATE_WAIT_NACK_CREDIT:
  293. if (sizeof(nci_pattern_core_conn_credits_ntf) != skb->len ||
  294. memcmp(nci_pattern_core_conn_credits_ntf, skb->data,
  295. skb->len)) {
  296. nfc_err(priv->dev, "bad packet: waiting for credit");
  297. return -EINVAL;
  298. }
  299. priv->fw_dnld.substate = SUBSTATE_WAIT_COMMAND;
  300. break;
  301. }
  302. return 0;
  303. }
  304. static int process_state_close_lc(struct nfcmrvl_private *priv,
  305. struct sk_buff *skb)
  306. {
  307. if (sizeof(nci_pattern_core_conn_close_rsp) != skb->len ||
  308. memcmp(skb->data, nci_pattern_core_conn_close_rsp, skb->len))
  309. return -EINVAL;
  310. priv->fw_dnld.state = STATE_BOOT;
  311. nci_send_cmd(priv->ndev, NCI_OP_PROPRIETARY_BOOT_CMD, 0, NULL);
  312. return 0;
  313. }
  314. static int process_state_boot(struct nfcmrvl_private *priv, struct sk_buff *skb)
  315. {
  316. if (sizeof(nci_pattern_proprietary_boot_rsp) != skb->len ||
  317. memcmp(skb->data, nci_pattern_proprietary_boot_rsp, skb->len))
  318. return -EINVAL;
  319. /*
  320. * Update HI config to use the right configuration for the next
  321. * data exchanges.
  322. */
  323. priv->if_ops->nci_update_config(priv,
  324. &priv->fw_dnld.binary_config->config);
  325. if (priv->fw_dnld.binary_config == &priv->fw_dnld.header->helper) {
  326. /*
  327. * This is the case where an helper was needed and we have
  328. * uploaded it. Now we have to wait the next RESET NTF to start
  329. * FW download.
  330. */
  331. priv->fw_dnld.state = STATE_RESET;
  332. priv->fw_dnld.binary_config = &priv->fw_dnld.header->firmware;
  333. nfc_info(priv->dev, "FW loading: helper loaded");
  334. } else {
  335. nfc_info(priv->dev, "FW loading: firmware loaded");
  336. fw_dnld_over(priv, 0);
  337. }
  338. return 0;
  339. }
  340. static void fw_dnld_rx_work(struct work_struct *work)
  341. {
  342. int ret;
  343. struct sk_buff *skb;
  344. struct nfcmrvl_fw_dnld *fw_dnld = container_of(work,
  345. struct nfcmrvl_fw_dnld,
  346. rx_work);
  347. struct nfcmrvl_private *priv = container_of(fw_dnld,
  348. struct nfcmrvl_private,
  349. fw_dnld);
  350. while ((skb = skb_dequeue(&fw_dnld->rx_q))) {
  351. nfc_send_to_raw_sock(priv->ndev->nfc_dev, skb,
  352. RAW_PAYLOAD_NCI, NFC_DIRECTION_RX);
  353. switch (fw_dnld->state) {
  354. case STATE_RESET:
  355. ret = process_state_reset(priv, skb);
  356. break;
  357. case STATE_INIT:
  358. ret = process_state_init(priv, skb);
  359. break;
  360. case STATE_SET_REF_CLOCK:
  361. ret = process_state_set_ref_clock(priv, skb);
  362. break;
  363. case STATE_SET_HI_CONFIG:
  364. ret = process_state_set_hi_config(priv, skb);
  365. break;
  366. case STATE_OPEN_LC:
  367. ret = process_state_open_lc(priv, skb);
  368. break;
  369. case STATE_FW_DNLD:
  370. ret = process_state_fw_dnld(priv, skb);
  371. break;
  372. case STATE_CLOSE_LC:
  373. ret = process_state_close_lc(priv, skb);
  374. break;
  375. case STATE_BOOT:
  376. ret = process_state_boot(priv, skb);
  377. break;
  378. default:
  379. ret = -EFAULT;
  380. }
  381. kfree_skb(skb);
  382. if (ret != 0) {
  383. nfc_err(priv->dev, "FW loading error");
  384. fw_dnld_over(priv, ret);
  385. break;
  386. }
  387. }
  388. }
  389. int nfcmrvl_fw_dnld_init(struct nfcmrvl_private *priv)
  390. {
  391. char name[32];
  392. INIT_WORK(&priv->fw_dnld.rx_work, fw_dnld_rx_work);
  393. snprintf(name, sizeof(name), "%s_nfcmrvl_fw_dnld_rx_wq",
  394. dev_name(&priv->ndev->nfc_dev->dev));
  395. priv->fw_dnld.rx_wq = create_singlethread_workqueue(name);
  396. if (!priv->fw_dnld.rx_wq)
  397. return -ENOMEM;
  398. skb_queue_head_init(&priv->fw_dnld.rx_q);
  399. return 0;
  400. }
  401. void nfcmrvl_fw_dnld_deinit(struct nfcmrvl_private *priv)
  402. {
  403. destroy_workqueue(priv->fw_dnld.rx_wq);
  404. }
  405. void nfcmrvl_fw_dnld_recv_frame(struct nfcmrvl_private *priv,
  406. struct sk_buff *skb)
  407. {
  408. /* Discard command timer */
  409. if (timer_pending(&priv->ndev->cmd_timer))
  410. del_timer_sync(&priv->ndev->cmd_timer);
  411. /* Allow next command */
  412. atomic_set(&priv->ndev->cmd_cnt, 1);
  413. /* Queue and trigger rx work */
  414. skb_queue_tail(&priv->fw_dnld.rx_q, skb);
  415. queue_work(priv->fw_dnld.rx_wq, &priv->fw_dnld.rx_work);
  416. }
  417. void nfcmrvl_fw_dnld_abort(struct nfcmrvl_private *priv)
  418. {
  419. fw_dnld_over(priv, -EHOSTDOWN);
  420. }
  421. int nfcmrvl_fw_dnld_start(struct nci_dev *ndev, const char *firmware_name)
  422. {
  423. struct nfcmrvl_private *priv = nci_get_drvdata(ndev);
  424. struct nfcmrvl_fw_dnld *fw_dnld = &priv->fw_dnld;
  425. int res;
  426. if (!priv->support_fw_dnld)
  427. return -ENOTSUPP;
  428. if (!firmware_name || !firmware_name[0])
  429. return -EINVAL;
  430. strcpy(fw_dnld->name, firmware_name);
  431. /*
  432. * Retrieve FW binary file and parse it to initialize FW download
  433. * state machine.
  434. */
  435. /* Retrieve FW binary */
  436. res = request_firmware(&fw_dnld->fw, firmware_name,
  437. &ndev->nfc_dev->dev);
  438. if (res < 0) {
  439. nfc_err(priv->dev, "failed to retrieve FW %s", firmware_name);
  440. return -ENOENT;
  441. }
  442. fw_dnld->header = (const struct nfcmrvl_fw *) priv->fw_dnld.fw->data;
  443. if (fw_dnld->header->magic != NFCMRVL_FW_MAGIC ||
  444. fw_dnld->header->phy != priv->phy) {
  445. nfc_err(priv->dev, "bad firmware binary %s magic=0x%x phy=%d",
  446. firmware_name, fw_dnld->header->magic,
  447. fw_dnld->header->phy);
  448. release_firmware(fw_dnld->fw);
  449. fw_dnld->header = NULL;
  450. return -EINVAL;
  451. }
  452. if (fw_dnld->header->helper.offset != 0) {
  453. nfc_info(priv->dev, "loading helper");
  454. fw_dnld->binary_config = &fw_dnld->header->helper;
  455. } else {
  456. nfc_info(priv->dev, "loading firmware");
  457. fw_dnld->binary_config = &fw_dnld->header->firmware;
  458. }
  459. /* Configure a timer for timeout */
  460. timer_setup(&priv->fw_dnld.timer, fw_dnld_timeout, 0);
  461. mod_timer(&priv->fw_dnld.timer,
  462. jiffies + msecs_to_jiffies(FW_DNLD_TIMEOUT));
  463. /* Ronfigure HI to be sure that it is the bootrom values */
  464. priv->if_ops->nci_update_config(priv,
  465. &fw_dnld->header->bootrom.config);
  466. /* Allow first command */
  467. atomic_set(&priv->ndev->cmd_cnt, 1);
  468. /* First, reset the chip */
  469. priv->fw_dnld.state = STATE_RESET;
  470. nfcmrvl_chip_reset(priv);
  471. /* Now wait for CORE_RESET_NTF or timeout */
  472. return 0;
  473. }