ae3xx.h 1.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * Copyright (C) 2016 Andes Technology Corporation
  4. * Nobuhiro Lin, Andes Technology Corporation <nobuhiro@andestech.com>
  5. * Macpaul Lin, Andes Technology Corporation <macpaul@andestech.com>
  6. */
  7. #ifndef __AE3XX_H
  8. #define __AE3XX_H
  9. /* Hardware register bases */
  10. /* Static Memory Controller (SRAM) */
  11. #define CONFIG_FTSMC020_BASE 0xe0400000
  12. /* DMA Controller */
  13. #define CONFIG_FTDMAC020_BASE 0xf0c00000
  14. /* AHB-to-APB Bridge */
  15. #define CONFIG_FTAPBBRG020S_01_BASE 0xf0000000
  16. /* Reserved */
  17. #define CONFIG_RESERVED_01_BASE 0xe0500000
  18. /* Reserved */
  19. #define CONFIG_RESERVED_02_BASE 0xf0800000
  20. /* Reserved */
  21. #define CONFIG_RESERVED_03_BASE 0xf0900000
  22. /* Ethernet */
  23. #define CONFIG_FTMAC100_BASE 0xe0100000
  24. /* Reserved */
  25. #define CONFIG_RESERVED_04_BASE 0xf1000000
  26. /* APB Device definitions */
  27. /* UART1 */
  28. #define CONFIG_FTUART010_01_BASE 0xf0200000
  29. /* UART2 */
  30. #define CONFIG_FTUART010_02_BASE 0xf0300000
  31. /* Counter/Timers */
  32. #define CONFIG_FTTMR010_BASE 0xf0400000
  33. /* Watchdog Timer */
  34. #define CONFIG_FTWDT010_BASE 0xf0500000
  35. /* Real Time Clock */
  36. #define CONFIG_FTRTC010_BASE 0xf0600000
  37. /* GPIO */
  38. #define CONFIG_FTGPIO010_BASE 0xf0700000
  39. /* I2C */
  40. #define CONFIG_FTIIC010_BASE 0xf0a00000
  41. /* The following address was not defined in Linux */
  42. /* Synchronous Serial Port Controller (SSP) 01 */
  43. #define CONFIG_FTSSP010_01_BASE 0xf0d00000
  44. #endif /* __AE3XX_H */