cpu_sh7763.h 643 B

12345678910111213141516171819202122232425262728293031323334
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * Copyright (C) 2008 Renesas Solutions Corp.
  4. * Copyright (C) 2007,2008 Nobuhiro Iwamatsu
  5. */
  6. #ifndef _ASM_CPU_SH7763_H_
  7. #define _ASM_CPU_SH7763_H_
  8. /* CACHE */
  9. #define CACHE_OC_NUM_WAYS 1
  10. #define CCR 0xFF00001C
  11. #define CCR_CACHE_INIT 0x0000090b
  12. /* SCIF */
  13. /* SCIF0 */
  14. #define SCIF0_BASE SCSMR0
  15. #define SCSMR0 0xFFE00000
  16. /* SCIF1 */
  17. #define SCIF1_BASE SCSMR1
  18. #define SCSMR1 0xFFE08000
  19. /* SCIF2 */
  20. #define SCIF2_BASE SCSMR2
  21. #define SCSMR2 0xFFE10000
  22. /* Watchdog Timer */
  23. #define WTCNT WDTST
  24. #define WDTST 0xFFCC0000
  25. /* TMU */
  26. #define TMU_BASE 0xFFD80000
  27. #endif /* _ASM_CPU_SH7763_H_ */