fsl-ls208xa-rdb.dtsi 1.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128
  1. // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
  2. /*
  3. * Device Tree file for Freescale LS2080A RDB Board.
  4. *
  5. * Copyright 2016 Freescale Semiconductor, Inc.
  6. * Copyright 2017 NXP
  7. *
  8. * Abhimanyu Saini <abhimanyu.saini@nxp.com>
  9. *
  10. */
  11. &esdhc {
  12. status = "okay";
  13. };
  14. &ifc {
  15. status = "okay";
  16. #address-cells = <2>;
  17. #size-cells = <1>;
  18. ranges = <0x0 0x0 0x5 0x80000000 0x08000000
  19. 0x2 0x0 0x5 0x30000000 0x00010000
  20. 0x3 0x0 0x5 0x20000000 0x00010000>;
  21. nor@0,0 {
  22. #address-cells = <1>;
  23. #size-cells = <1>;
  24. compatible = "cfi-flash";
  25. reg = <0x0 0x0 0x8000000>;
  26. bank-width = <2>;
  27. device-width = <1>;
  28. };
  29. nand@2,0 {
  30. compatible = "fsl,ifc-nand";
  31. reg = <0x2 0x0 0x10000>;
  32. };
  33. cpld@3,0 {
  34. reg = <0x3 0x0 0x10000>;
  35. compatible = "fsl,ls2080aqds-fpga", "fsl,fpga-qixis";
  36. };
  37. };
  38. &i2c0 {
  39. status = "okay";
  40. pca9547@75 {
  41. compatible = "nxp,pca9547";
  42. reg = <0x75>;
  43. #address-cells = <1>;
  44. #size-cells = <0>;
  45. i2c@1 {
  46. #address-cells = <1>;
  47. #size-cells = <0>;
  48. reg = <0x01>;
  49. rtc@68 {
  50. compatible = "dallas,ds3232";
  51. reg = <0x68>;
  52. };
  53. };
  54. i2c@2 {
  55. #address-cells = <1>;
  56. #size-cells = <0>;
  57. reg = <0x02>;
  58. ina220@40 {
  59. compatible = "ti,ina220";
  60. reg = <0x40>;
  61. shunt-resistor = <500>;
  62. };
  63. };
  64. i2c@3 {
  65. #address-cells = <1>;
  66. #size-cells = <0>;
  67. reg = <0x3>;
  68. adt7481@4c {
  69. compatible = "adi,adt7461";
  70. reg = <0x4c>;
  71. };
  72. };
  73. };
  74. };
  75. &i2c1 {
  76. status = "disabled";
  77. };
  78. &i2c2 {
  79. status = "disabled";
  80. };
  81. &i2c3 {
  82. status = "disabled";
  83. };
  84. &dspi {
  85. status = "okay";
  86. dflash0: n25q512a@0 {
  87. #address-cells = <1>;
  88. #size-cells = <1>;
  89. compatible = "st,m25p80";
  90. spi-max-frequency = <3000000>;
  91. reg = <0>;
  92. };
  93. };
  94. &qspi {
  95. status = "disabled";
  96. };
  97. &sata0 {
  98. status = "okay";
  99. };
  100. &sata1 {
  101. status = "okay";
  102. };
  103. &usb0 {
  104. status = "okay";
  105. };
  106. &usb1 {
  107. status = "okay";
  108. };