hi3798cv200-poplar.dts 3.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206
  1. /*
  2. * DTS File for HiSilicon Poplar Development Board
  3. *
  4. * Copyright (c) 2016-2017 HiSilicon Technologies Co., Ltd.
  5. *
  6. * Released under the GPLv2 only.
  7. * SPDX-License-Identifier: GPL-2.0
  8. */
  9. /dts-v1/;
  10. #include <dt-bindings/gpio/gpio.h>
  11. #include "hi3798cv200.dtsi"
  12. #include "poplar-pinctrl.dtsi"
  13. / {
  14. model = "HiSilicon Poplar Development Board";
  15. compatible = "hisilicon,hi3798cv200-poplar", "hisilicon,hi3798cv200";
  16. aliases {
  17. serial0 = &uart0;
  18. serial2 = &uart2;
  19. };
  20. chosen {
  21. stdout-path = "serial0:115200n8";
  22. };
  23. memory@0 {
  24. device_type = "memory";
  25. reg = <0x0 0x0 0x0 0x80000000>;
  26. };
  27. leds {
  28. compatible = "gpio-leds";
  29. user-led0 {
  30. label = "USER-LED0";
  31. gpios = <&gpio6 3 GPIO_ACTIVE_LOW>;
  32. linux,default-trigger = "heartbeat";
  33. default-state = "off";
  34. };
  35. user-led1 {
  36. label = "USER-LED1";
  37. gpios = <&gpio5 1 GPIO_ACTIVE_LOW>;
  38. linux,default-trigger = "mmc0";
  39. default-state = "off";
  40. };
  41. user-led2 {
  42. label = "USER-LED2";
  43. gpios = <&gpio5 2 GPIO_ACTIVE_LOW>;
  44. linux,default-trigger = "none";
  45. default-state = "off";
  46. };
  47. user-led3 {
  48. label = "USER-LED3";
  49. gpios = <&gpio10 6 GPIO_ACTIVE_LOW>;
  50. linux,default-trigger = "cpu0";
  51. default-state = "off";
  52. };
  53. };
  54. reg_pcie: regulator-pcie {
  55. compatible = "regulator-fixed";
  56. regulator-name = "3V3_PCIE0";
  57. regulator-min-microvolt = <3300000>;
  58. regulator-max-microvolt = <3300000>;
  59. gpio = <&gpio6 7 0>;
  60. enable-active-high;
  61. };
  62. };
  63. &ehci {
  64. status = "okay";
  65. };
  66. &emmc {
  67. pinctrl-names = "default";
  68. pinctrl-0 = <&emmc_pins_1 &emmc_pins_2
  69. &emmc_pins_3 &emmc_pins_4>;
  70. fifo-depth = <256>;
  71. clock-frequency = <200000000>;
  72. cap-mmc-highspeed;
  73. mmc-ddr-1_8v;
  74. mmc-hs200-1_8v;
  75. non-removable;
  76. bus-width = <8>;
  77. status = "okay";
  78. };
  79. &gmac1 {
  80. status = "okay";
  81. #address-cells = <1>;
  82. #size-cells = <0>;
  83. phy-handle = <&eth_phy1>;
  84. phy-mode = "rgmii";
  85. hisilicon,phy-reset-delays-us = <10000 10000 30000>;
  86. eth_phy1: phy@3 {
  87. reg = <3>;
  88. };
  89. };
  90. &gpio1 {
  91. status = "okay";
  92. gpio-line-names = "GPIO-E", "",
  93. "", "",
  94. "", "GPIO-F",
  95. "", "GPIO-J";
  96. };
  97. &gpio2 {
  98. status = "okay";
  99. gpio-line-names = "GPIO-H", "GPIO-I",
  100. "GPIO-L", "GPIO-G",
  101. "GPIO-K", "",
  102. "", "";
  103. };
  104. &gpio3 {
  105. status = "okay";
  106. gpio-line-names = "", "",
  107. "", "",
  108. "GPIO-C", "",
  109. "", "GPIO-B";
  110. };
  111. &gpio4 {
  112. status = "okay";
  113. gpio-line-names = "", "",
  114. "", "",
  115. "", "GPIO-D",
  116. "", "";
  117. };
  118. &gpio5 {
  119. status = "okay";
  120. gpio-line-names = "", "USER-LED-1",
  121. "USER-LED-2", "",
  122. "", "GPIO-A",
  123. "", "";
  124. };
  125. &gpio6 {
  126. status = "okay";
  127. gpio-line-names = "", "",
  128. "", "USER-LED-0",
  129. "", "",
  130. "", "";
  131. };
  132. &gpio10 {
  133. status = "okay";
  134. gpio-line-names = "", "",
  135. "", "",
  136. "", "",
  137. "USER-LED-3", "";
  138. };
  139. &i2c0 {
  140. status = "okay";
  141. label = "LS-I2C0";
  142. };
  143. &i2c2 {
  144. status = "okay";
  145. label = "LS-I2C1";
  146. };
  147. &ir {
  148. status = "okay";
  149. };
  150. &ohci {
  151. status = "okay";
  152. };
  153. &pcie {
  154. reset-gpios = <&gpio4 4 GPIO_ACTIVE_HIGH>;
  155. vpcie-supply = <&reg_pcie>;
  156. status = "okay";
  157. };
  158. &sd0 {
  159. bus-width = <4>;
  160. cap-sd-highspeed;
  161. status = "okay";
  162. };
  163. &spi0 {
  164. status = "okay";
  165. label = "LS-SPI0";
  166. };
  167. &uart0 {
  168. status = "okay";
  169. };
  170. &uart2 {
  171. status = "okay";
  172. label = "LS-UART0";
  173. };
  174. /* No optional LS-UART1 on Low Speed Expansion Connector. */