zynqmp-zcu102-revB.dts 724 B

12345678910111213141516171819202122232425262728293031323334353637383940
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * dts file for Xilinx ZynqMP ZCU102 RevB
  4. *
  5. * (C) Copyright 2016 - 2018, Xilinx, Inc.
  6. *
  7. * Michal Simek <michal.simek@xilinx.com>
  8. */
  9. #include "zynqmp-zcu102-revA.dts"
  10. / {
  11. model = "ZynqMP ZCU102 RevB";
  12. compatible = "xlnx,zynqmp-zcu102-revB", "xlnx,zynqmp-zcu102", "xlnx,zynqmp";
  13. };
  14. &gem3 {
  15. phy-handle = <&phyc>;
  16. phyc: phy@c {
  17. reg = <0xc>;
  18. ti,rx-internal-delay = <0x8>;
  19. ti,tx-internal-delay = <0xa>;
  20. ti,fifo-depth = <0x1>;
  21. };
  22. /* Cleanup from RevA */
  23. /delete-node/ phy@21;
  24. };
  25. /* Fix collision with u61 */
  26. &i2c0 {
  27. i2c-mux@75 {
  28. i2c@2 {
  29. max15303@1b { /* u8 */
  30. compatible = "maxim,max15303";
  31. reg = <0x1b>;
  32. };
  33. /delete-node/ max15303@20;
  34. };
  35. };
  36. };