clk-mt2712-img.c 2.2 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980
  1. /*
  2. * Copyright (c) 2017 MediaTek Inc.
  3. * Author: Weiyi Lu <weiyi.lu@mediatek.com>
  4. *
  5. * This program is free software; you can redistribute it and/or modify
  6. * it under the terms of the GNU General Public License version 2 as
  7. * published by the Free Software Foundation.
  8. *
  9. * This program is distributed in the hope that it will be useful,
  10. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  11. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  12. * GNU General Public License for more details.
  13. */
  14. #include <linux/clk-provider.h>
  15. #include <linux/platform_device.h>
  16. #include "clk-mtk.h"
  17. #include "clk-gate.h"
  18. #include <dt-bindings/clock/mt2712-clk.h>
  19. static const struct mtk_gate_regs img_cg_regs = {
  20. .set_ofs = 0x0,
  21. .clr_ofs = 0x0,
  22. .sta_ofs = 0x0,
  23. };
  24. #define GATE_IMG(_id, _name, _parent, _shift) { \
  25. .id = _id, \
  26. .name = _name, \
  27. .parent_name = _parent, \
  28. .regs = &img_cg_regs, \
  29. .shift = _shift, \
  30. .ops = &mtk_clk_gate_ops_no_setclr, \
  31. }
  32. static const struct mtk_gate img_clks[] = {
  33. GATE_IMG(CLK_IMG_SMI_LARB2, "img_smi_larb2", "mm_sel", 0),
  34. GATE_IMG(CLK_IMG_SENINF_SCAM_EN, "img_scam_en", "csi0", 3),
  35. GATE_IMG(CLK_IMG_SENINF_CAM_EN, "img_cam_en", "mm_sel", 8),
  36. GATE_IMG(CLK_IMG_CAM_SV_EN, "img_cam_sv_en", "mm_sel", 9),
  37. GATE_IMG(CLK_IMG_CAM_SV1_EN, "img_cam_sv1_en", "mm_sel", 10),
  38. GATE_IMG(CLK_IMG_CAM_SV2_EN, "img_cam_sv2_en", "mm_sel", 11),
  39. };
  40. static int clk_mt2712_img_probe(struct platform_device *pdev)
  41. {
  42. struct clk_onecell_data *clk_data;
  43. int r;
  44. struct device_node *node = pdev->dev.of_node;
  45. clk_data = mtk_alloc_clk_data(CLK_IMG_NR_CLK);
  46. mtk_clk_register_gates(node, img_clks, ARRAY_SIZE(img_clks),
  47. clk_data);
  48. r = of_clk_add_provider(node, of_clk_src_onecell_get, clk_data);
  49. if (r != 0)
  50. pr_err("%s(): could not register clock provider: %d\n",
  51. __func__, r);
  52. return r;
  53. }
  54. static const struct of_device_id of_match_clk_mt2712_img[] = {
  55. { .compatible = "mediatek,mt2712-imgsys", },
  56. {}
  57. };
  58. static struct platform_driver clk_mt2712_img_drv = {
  59. .probe = clk_mt2712_img_probe,
  60. .driver = {
  61. .name = "clk-mt2712-img",
  62. .of_match_table = of_match_clk_mt2712_img,
  63. },
  64. };
  65. builtin_platform_driver(clk_mt2712_img_drv);