1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189 |
- // SPDX-License-Identifier: GPL-2.0
- /*
- * Copyright (c) 2015 Endless Mobile, Inc.
- * Author: Carlo Caione <carlo@endlessm.com>
- *
- * Copyright (c) 2016 BayLibre, Inc.
- * Michael Turquette <mturquette@baylibre.com>
- */
- #include <linux/clk.h>
- #include <linux/clk-provider.h>
- #include <linux/init.h>
- #include <linux/of_address.h>
- #include <linux/platform_device.h>
- #include <linux/reset-controller.h>
- #include <linux/slab.h>
- #include <linux/regmap.h>
- #include "clkc.h"
- #include "meson8b.h"
- #include "clk-regmap.h"
- static DEFINE_SPINLOCK(meson_clk_lock);
- static void __iomem *clk_base;
- struct meson8b_clk_reset {
- struct reset_controller_dev reset;
- void __iomem *base;
- };
- static const struct pll_rate_table sys_pll_rate_table[] = {
- PLL_RATE(312000000, 52, 1, 2),
- PLL_RATE(336000000, 56, 1, 2),
- PLL_RATE(360000000, 60, 1, 2),
- PLL_RATE(384000000, 64, 1, 2),
- PLL_RATE(408000000, 68, 1, 2),
- PLL_RATE(432000000, 72, 1, 2),
- PLL_RATE(456000000, 76, 1, 2),
- PLL_RATE(480000000, 80, 1, 2),
- PLL_RATE(504000000, 84, 1, 2),
- PLL_RATE(528000000, 88, 1, 2),
- PLL_RATE(552000000, 92, 1, 2),
- PLL_RATE(576000000, 96, 1, 2),
- PLL_RATE(600000000, 50, 1, 1),
- PLL_RATE(624000000, 52, 1, 1),
- PLL_RATE(648000000, 54, 1, 1),
- PLL_RATE(672000000, 56, 1, 1),
- PLL_RATE(696000000, 58, 1, 1),
- PLL_RATE(720000000, 60, 1, 1),
- PLL_RATE(744000000, 62, 1, 1),
- PLL_RATE(768000000, 64, 1, 1),
- PLL_RATE(792000000, 66, 1, 1),
- PLL_RATE(816000000, 68, 1, 1),
- PLL_RATE(840000000, 70, 1, 1),
- PLL_RATE(864000000, 72, 1, 1),
- PLL_RATE(888000000, 74, 1, 1),
- PLL_RATE(912000000, 76, 1, 1),
- PLL_RATE(936000000, 78, 1, 1),
- PLL_RATE(960000000, 80, 1, 1),
- PLL_RATE(984000000, 82, 1, 1),
- PLL_RATE(1008000000, 84, 1, 1),
- PLL_RATE(1032000000, 86, 1, 1),
- PLL_RATE(1056000000, 88, 1, 1),
- PLL_RATE(1080000000, 90, 1, 1),
- PLL_RATE(1104000000, 92, 1, 1),
- PLL_RATE(1128000000, 94, 1, 1),
- PLL_RATE(1152000000, 96, 1, 1),
- PLL_RATE(1176000000, 98, 1, 1),
- PLL_RATE(1200000000, 50, 1, 0),
- PLL_RATE(1224000000, 51, 1, 0),
- PLL_RATE(1248000000, 52, 1, 0),
- PLL_RATE(1272000000, 53, 1, 0),
- PLL_RATE(1296000000, 54, 1, 0),
- PLL_RATE(1320000000, 55, 1, 0),
- PLL_RATE(1344000000, 56, 1, 0),
- PLL_RATE(1368000000, 57, 1, 0),
- PLL_RATE(1392000000, 58, 1, 0),
- PLL_RATE(1416000000, 59, 1, 0),
- PLL_RATE(1440000000, 60, 1, 0),
- PLL_RATE(1464000000, 61, 1, 0),
- PLL_RATE(1488000000, 62, 1, 0),
- PLL_RATE(1512000000, 63, 1, 0),
- PLL_RATE(1536000000, 64, 1, 0),
- { /* sentinel */ },
- };
- static struct clk_fixed_rate meson8b_xtal = {
- .fixed_rate = 24000000,
- .hw.init = &(struct clk_init_data){
- .name = "xtal",
- .num_parents = 0,
- .ops = &clk_fixed_rate_ops,
- },
- };
- static struct clk_regmap meson8b_fixed_pll = {
- .data = &(struct meson_clk_pll_data){
- .m = {
- .reg_off = HHI_MPLL_CNTL,
- .shift = 0,
- .width = 9,
- },
- .n = {
- .reg_off = HHI_MPLL_CNTL,
- .shift = 9,
- .width = 5,
- },
- .od = {
- .reg_off = HHI_MPLL_CNTL,
- .shift = 16,
- .width = 2,
- },
- .frac = {
- .reg_off = HHI_MPLL_CNTL2,
- .shift = 0,
- .width = 12,
- },
- .l = {
- .reg_off = HHI_MPLL_CNTL,
- .shift = 31,
- .width = 1,
- },
- .rst = {
- .reg_off = HHI_MPLL_CNTL,
- .shift = 29,
- .width = 1,
- },
- },
- .hw.init = &(struct clk_init_data){
- .name = "fixed_pll",
- .ops = &meson_clk_pll_ro_ops,
- .parent_names = (const char *[]){ "xtal" },
- .num_parents = 1,
- },
- };
- static struct clk_regmap meson8b_vid_pll = {
- .data = &(struct meson_clk_pll_data){
- .m = {
- .reg_off = HHI_VID_PLL_CNTL,
- .shift = 0,
- .width = 9,
- },
- .n = {
- .reg_off = HHI_VID_PLL_CNTL,
- .shift = 10,
- .width = 5,
- },
- .od = {
- .reg_off = HHI_VID_PLL_CNTL,
- .shift = 16,
- .width = 2,
- },
- .l = {
- .reg_off = HHI_VID_PLL_CNTL,
- .shift = 31,
- .width = 1,
- },
- .rst = {
- .reg_off = HHI_VID_PLL_CNTL,
- .shift = 29,
- .width = 1,
- },
- },
- .hw.init = &(struct clk_init_data){
- .name = "vid_pll",
- .ops = &meson_clk_pll_ro_ops,
- .parent_names = (const char *[]){ "xtal" },
- .num_parents = 1,
- },
- };
- static struct clk_regmap meson8b_sys_pll = {
- .data = &(struct meson_clk_pll_data){
- .m = {
- .reg_off = HHI_SYS_PLL_CNTL,
- .shift = 0,
- .width = 9,
- },
- .n = {
- .reg_off = HHI_SYS_PLL_CNTL,
- .shift = 9,
- .width = 5,
- },
- .od = {
- .reg_off = HHI_SYS_PLL_CNTL,
- .shift = 16,
- .width = 2,
- },
- .l = {
- .reg_off = HHI_SYS_PLL_CNTL,
- .shift = 31,
- .width = 1,
- },
- .rst = {
- .reg_off = HHI_SYS_PLL_CNTL,
- .shift = 29,
- .width = 1,
- },
- .table = sys_pll_rate_table,
- },
- .hw.init = &(struct clk_init_data){
- .name = "sys_pll",
- .ops = &meson_clk_pll_ro_ops,
- .parent_names = (const char *[]){ "xtal" },
- .num_parents = 1,
- },
- };
- static struct clk_fixed_factor meson8b_fclk_div2_div = {
- .mult = 1,
- .div = 2,
- .hw.init = &(struct clk_init_data){
- .name = "fclk_div2_div",
- .ops = &clk_fixed_factor_ops,
- .parent_names = (const char *[]){ "fixed_pll" },
- .num_parents = 1,
- },
- };
- static struct clk_regmap meson8b_fclk_div2 = {
- .data = &(struct clk_regmap_gate_data){
- .offset = HHI_MPLL_CNTL6,
- .bit_idx = 27,
- },
- .hw.init = &(struct clk_init_data){
- .name = "fclk_div2",
- .ops = &clk_regmap_gate_ops,
- .parent_names = (const char *[]){ "fclk_div2_div" },
- .num_parents = 1,
- /*
- * FIXME: Ethernet with a RGMII PHYs is not working if
- * fclk_div2 is disabled. it is currently unclear why this
- * is. keep it enabled until the Ethernet driver knows how
- * to manage this clock.
- */
- .flags = CLK_IS_CRITICAL,
- },
- };
- static struct clk_fixed_factor meson8b_fclk_div3_div = {
- .mult = 1,
- .div = 3,
- .hw.init = &(struct clk_init_data){
- .name = "fclk_div3_div",
- .ops = &clk_fixed_factor_ops,
- .parent_names = (const char *[]){ "fixed_pll" },
- .num_parents = 1,
- },
- };
- static struct clk_regmap meson8b_fclk_div3 = {
- .data = &(struct clk_regmap_gate_data){
- .offset = HHI_MPLL_CNTL6,
- .bit_idx = 28,
- },
- .hw.init = &(struct clk_init_data){
- .name = "fclk_div3",
- .ops = &clk_regmap_gate_ops,
- .parent_names = (const char *[]){ "fclk_div3_div" },
- .num_parents = 1,
- },
- };
- static struct clk_fixed_factor meson8b_fclk_div4_div = {
- .mult = 1,
- .div = 4,
- .hw.init = &(struct clk_init_data){
- .name = "fclk_div4_div",
- .ops = &clk_fixed_factor_ops,
- .parent_names = (const char *[]){ "fixed_pll" },
- .num_parents = 1,
- },
- };
- static struct clk_regmap meson8b_fclk_div4 = {
- .data = &(struct clk_regmap_gate_data){
- .offset = HHI_MPLL_CNTL6,
- .bit_idx = 29,
- },
- .hw.init = &(struct clk_init_data){
- .name = "fclk_div4",
- .ops = &clk_regmap_gate_ops,
- .parent_names = (const char *[]){ "fclk_div4_div" },
- .num_parents = 1,
- },
- };
- static struct clk_fixed_factor meson8b_fclk_div5_div = {
- .mult = 1,
- .div = 5,
- .hw.init = &(struct clk_init_data){
- .name = "fclk_div5_div",
- .ops = &clk_fixed_factor_ops,
- .parent_names = (const char *[]){ "fixed_pll" },
- .num_parents = 1,
- },
- };
- static struct clk_regmap meson8b_fclk_div5 = {
- .data = &(struct clk_regmap_gate_data){
- .offset = HHI_MPLL_CNTL6,
- .bit_idx = 30,
- },
- .hw.init = &(struct clk_init_data){
- .name = "fclk_div5",
- .ops = &clk_regmap_gate_ops,
- .parent_names = (const char *[]){ "fclk_div5_div" },
- .num_parents = 1,
- },
- };
- static struct clk_fixed_factor meson8b_fclk_div7_div = {
- .mult = 1,
- .div = 7,
- .hw.init = &(struct clk_init_data){
- .name = "fclk_div7_div",
- .ops = &clk_fixed_factor_ops,
- .parent_names = (const char *[]){ "fixed_pll" },
- .num_parents = 1,
- },
- };
- static struct clk_regmap meson8b_fclk_div7 = {
- .data = &(struct clk_regmap_gate_data){
- .offset = HHI_MPLL_CNTL6,
- .bit_idx = 31,
- },
- .hw.init = &(struct clk_init_data){
- .name = "fclk_div7",
- .ops = &clk_regmap_gate_ops,
- .parent_names = (const char *[]){ "fclk_div7_div" },
- .num_parents = 1,
- },
- };
- static struct clk_regmap meson8b_mpll_prediv = {
- .data = &(struct clk_regmap_div_data){
- .offset = HHI_MPLL_CNTL5,
- .shift = 12,
- .width = 1,
- },
- .hw.init = &(struct clk_init_data){
- .name = "mpll_prediv",
- .ops = &clk_regmap_divider_ro_ops,
- .parent_names = (const char *[]){ "fixed_pll" },
- .num_parents = 1,
- },
- };
- static struct clk_regmap meson8b_mpll0_div = {
- .data = &(struct meson_clk_mpll_data){
- .sdm = {
- .reg_off = HHI_MPLL_CNTL7,
- .shift = 0,
- .width = 14,
- },
- .sdm_en = {
- .reg_off = HHI_MPLL_CNTL7,
- .shift = 15,
- .width = 1,
- },
- .n2 = {
- .reg_off = HHI_MPLL_CNTL7,
- .shift = 16,
- .width = 9,
- },
- .ssen = {
- .reg_off = HHI_MPLL_CNTL,
- .shift = 25,
- .width = 1,
- },
- .lock = &meson_clk_lock,
- },
- .hw.init = &(struct clk_init_data){
- .name = "mpll0_div",
- .ops = &meson_clk_mpll_ops,
- .parent_names = (const char *[]){ "mpll_prediv" },
- .num_parents = 1,
- },
- };
- static struct clk_regmap meson8b_mpll0 = {
- .data = &(struct clk_regmap_gate_data){
- .offset = HHI_MPLL_CNTL7,
- .bit_idx = 14,
- },
- .hw.init = &(struct clk_init_data){
- .name = "mpll0",
- .ops = &clk_regmap_gate_ops,
- .parent_names = (const char *[]){ "mpll0_div" },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- },
- };
- static struct clk_regmap meson8b_mpll1_div = {
- .data = &(struct meson_clk_mpll_data){
- .sdm = {
- .reg_off = HHI_MPLL_CNTL8,
- .shift = 0,
- .width = 14,
- },
- .sdm_en = {
- .reg_off = HHI_MPLL_CNTL8,
- .shift = 15,
- .width = 1,
- },
- .n2 = {
- .reg_off = HHI_MPLL_CNTL8,
- .shift = 16,
- .width = 9,
- },
- .lock = &meson_clk_lock,
- },
- .hw.init = &(struct clk_init_data){
- .name = "mpll1_div",
- .ops = &meson_clk_mpll_ops,
- .parent_names = (const char *[]){ "mpll_prediv" },
- .num_parents = 1,
- },
- };
- static struct clk_regmap meson8b_mpll1 = {
- .data = &(struct clk_regmap_gate_data){
- .offset = HHI_MPLL_CNTL8,
- .bit_idx = 14,
- },
- .hw.init = &(struct clk_init_data){
- .name = "mpll1",
- .ops = &clk_regmap_gate_ops,
- .parent_names = (const char *[]){ "mpll1_div" },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- },
- };
- static struct clk_regmap meson8b_mpll2_div = {
- .data = &(struct meson_clk_mpll_data){
- .sdm = {
- .reg_off = HHI_MPLL_CNTL9,
- .shift = 0,
- .width = 14,
- },
- .sdm_en = {
- .reg_off = HHI_MPLL_CNTL9,
- .shift = 15,
- .width = 1,
- },
- .n2 = {
- .reg_off = HHI_MPLL_CNTL9,
- .shift = 16,
- .width = 9,
- },
- .lock = &meson_clk_lock,
- },
- .hw.init = &(struct clk_init_data){
- .name = "mpll2_div",
- .ops = &meson_clk_mpll_ops,
- .parent_names = (const char *[]){ "mpll_prediv" },
- .num_parents = 1,
- },
- };
- static struct clk_regmap meson8b_mpll2 = {
- .data = &(struct clk_regmap_gate_data){
- .offset = HHI_MPLL_CNTL9,
- .bit_idx = 14,
- },
- .hw.init = &(struct clk_init_data){
- .name = "mpll2",
- .ops = &clk_regmap_gate_ops,
- .parent_names = (const char *[]){ "mpll2_div" },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- },
- };
- static u32 mux_table_clk81[] = { 6, 5, 7 };
- static struct clk_regmap meson8b_mpeg_clk_sel = {
- .data = &(struct clk_regmap_mux_data){
- .offset = HHI_MPEG_CLK_CNTL,
- .mask = 0x7,
- .shift = 12,
- .table = mux_table_clk81,
- },
- .hw.init = &(struct clk_init_data){
- .name = "mpeg_clk_sel",
- .ops = &clk_regmap_mux_ro_ops,
- /*
- * FIXME bits 14:12 selects from 8 possible parents:
- * xtal, 1'b0 (wtf), fclk_div7, mpll_clkout1, mpll_clkout2,
- * fclk_div4, fclk_div3, fclk_div5
- */
- .parent_names = (const char *[]){ "fclk_div3", "fclk_div4",
- "fclk_div5" },
- .num_parents = 3,
- },
- };
- static struct clk_regmap meson8b_mpeg_clk_div = {
- .data = &(struct clk_regmap_div_data){
- .offset = HHI_MPEG_CLK_CNTL,
- .shift = 0,
- .width = 7,
- },
- .hw.init = &(struct clk_init_data){
- .name = "mpeg_clk_div",
- .ops = &clk_regmap_divider_ro_ops,
- .parent_names = (const char *[]){ "mpeg_clk_sel" },
- .num_parents = 1,
- },
- };
- static struct clk_regmap meson8b_clk81 = {
- .data = &(struct clk_regmap_gate_data){
- .offset = HHI_MPEG_CLK_CNTL,
- .bit_idx = 7,
- },
- .hw.init = &(struct clk_init_data){
- .name = "clk81",
- .ops = &clk_regmap_gate_ops,
- .parent_names = (const char *[]){ "mpeg_clk_div" },
- .num_parents = 1,
- .flags = CLK_IS_CRITICAL,
- },
- };
- static struct clk_regmap meson8b_cpu_in_sel = {
- .data = &(struct clk_regmap_mux_data){
- .offset = HHI_SYS_CPU_CLK_CNTL0,
- .mask = 0x1,
- .shift = 0,
- },
- .hw.init = &(struct clk_init_data){
- .name = "cpu_in_sel",
- .ops = &clk_regmap_mux_ro_ops,
- .parent_names = (const char *[]){ "xtal", "sys_pll" },
- .num_parents = 2,
- .flags = (CLK_SET_RATE_PARENT |
- CLK_SET_RATE_NO_REPARENT),
- },
- };
- static struct clk_fixed_factor meson8b_cpu_div2 = {
- .mult = 1,
- .div = 2,
- .hw.init = &(struct clk_init_data){
- .name = "cpu_div2",
- .ops = &clk_fixed_factor_ops,
- .parent_names = (const char *[]){ "cpu_in_sel" },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- },
- };
- static struct clk_fixed_factor meson8b_cpu_div3 = {
- .mult = 1,
- .div = 3,
- .hw.init = &(struct clk_init_data){
- .name = "cpu_div3",
- .ops = &clk_fixed_factor_ops,
- .parent_names = (const char *[]){ "cpu_in_sel" },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- },
- };
- static const struct clk_div_table cpu_scale_table[] = {
- { .val = 1, .div = 4 },
- { .val = 2, .div = 6 },
- { .val = 3, .div = 8 },
- { .val = 4, .div = 10 },
- { .val = 5, .div = 12 },
- { .val = 6, .div = 14 },
- { .val = 7, .div = 16 },
- { .val = 8, .div = 18 },
- { /* sentinel */ },
- };
- static struct clk_regmap meson8b_cpu_scale_div = {
- .data = &(struct clk_regmap_div_data){
- .offset = HHI_SYS_CPU_CLK_CNTL1,
- .shift = 20,
- .width = 10,
- .table = cpu_scale_table,
- .flags = CLK_DIVIDER_ALLOW_ZERO,
- },
- .hw.init = &(struct clk_init_data){
- .name = "cpu_scale_div",
- .ops = &clk_regmap_divider_ro_ops,
- .parent_names = (const char *[]){ "cpu_in_sel" },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- },
- };
- static u32 mux_table_cpu_scale_out_sel[] = { 0, 1, 3 };
- static struct clk_regmap meson8b_cpu_scale_out_sel = {
- .data = &(struct clk_regmap_mux_data){
- .offset = HHI_SYS_CPU_CLK_CNTL0,
- .mask = 0x3,
- .shift = 2,
- .table = mux_table_cpu_scale_out_sel,
- },
- .hw.init = &(struct clk_init_data){
- .name = "cpu_scale_out_sel",
- .ops = &clk_regmap_mux_ro_ops,
- /*
- * NOTE: We are skipping the parent with value 0x2 (which is
- * "cpu_div3") because it results in a duty cycle of 33% which
- * makes the system unstable and can result in a lockup of the
- * whole system.
- */
- .parent_names = (const char *[]) { "cpu_in_sel",
- "cpu_div2",
- "cpu_scale_div" },
- .num_parents = 3,
- .flags = CLK_SET_RATE_PARENT,
- },
- };
- static struct clk_regmap meson8b_cpu_clk = {
- .data = &(struct clk_regmap_mux_data){
- .offset = HHI_SYS_CPU_CLK_CNTL0,
- .mask = 0x1,
- .shift = 7,
- },
- .hw.init = &(struct clk_init_data){
- .name = "cpu_clk",
- .ops = &clk_regmap_mux_ro_ops,
- .parent_names = (const char *[]){ "xtal",
- "cpu_scale_out_sel" },
- .num_parents = 2,
- .flags = (CLK_SET_RATE_PARENT |
- CLK_SET_RATE_NO_REPARENT |
- CLK_IS_CRITICAL),
- },
- };
- static struct clk_regmap meson8b_nand_clk_sel = {
- .data = &(struct clk_regmap_mux_data){
- .offset = HHI_NAND_CLK_CNTL,
- .mask = 0x7,
- .shift = 9,
- .flags = CLK_MUX_ROUND_CLOSEST,
- },
- .hw.init = &(struct clk_init_data){
- .name = "nand_clk_sel",
- .ops = &clk_regmap_mux_ops,
- /* FIXME all other parents are unknown: */
- .parent_names = (const char *[]){ "fclk_div4", "fclk_div3",
- "fclk_div5", "fclk_div7", "xtal" },
- .num_parents = 5,
- .flags = CLK_SET_RATE_PARENT,
- },
- };
- static struct clk_regmap meson8b_nand_clk_div = {
- .data = &(struct clk_regmap_div_data){
- .offset = HHI_NAND_CLK_CNTL,
- .shift = 0,
- .width = 7,
- .flags = CLK_DIVIDER_ROUND_CLOSEST,
- },
- .hw.init = &(struct clk_init_data){
- .name = "nand_clk_div",
- .ops = &clk_regmap_divider_ops,
- .parent_names = (const char *[]){ "nand_clk_sel" },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- },
- };
- static struct clk_regmap meson8b_nand_clk_gate = {
- .data = &(struct clk_regmap_gate_data){
- .offset = HHI_NAND_CLK_CNTL,
- .bit_idx = 8,
- },
- .hw.init = &(struct clk_init_data){
- .name = "nand_clk_gate",
- .ops = &clk_regmap_gate_ops,
- .parent_names = (const char *[]){ "nand_clk_div" },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- },
- };
- /* Everything Else (EE) domain gates */
- static MESON_GATE(meson8b_ddr, HHI_GCLK_MPEG0, 0);
- static MESON_GATE(meson8b_dos, HHI_GCLK_MPEG0, 1);
- static MESON_GATE(meson8b_isa, HHI_GCLK_MPEG0, 5);
- static MESON_GATE(meson8b_pl301, HHI_GCLK_MPEG0, 6);
- static MESON_GATE(meson8b_periphs, HHI_GCLK_MPEG0, 7);
- static MESON_GATE(meson8b_spicc, HHI_GCLK_MPEG0, 8);
- static MESON_GATE(meson8b_i2c, HHI_GCLK_MPEG0, 9);
- static MESON_GATE(meson8b_sar_adc, HHI_GCLK_MPEG0, 10);
- static MESON_GATE(meson8b_smart_card, HHI_GCLK_MPEG0, 11);
- static MESON_GATE(meson8b_rng0, HHI_GCLK_MPEG0, 12);
- static MESON_GATE(meson8b_uart0, HHI_GCLK_MPEG0, 13);
- static MESON_GATE(meson8b_sdhc, HHI_GCLK_MPEG0, 14);
- static MESON_GATE(meson8b_stream, HHI_GCLK_MPEG0, 15);
- static MESON_GATE(meson8b_async_fifo, HHI_GCLK_MPEG0, 16);
- static MESON_GATE(meson8b_sdio, HHI_GCLK_MPEG0, 17);
- static MESON_GATE(meson8b_abuf, HHI_GCLK_MPEG0, 18);
- static MESON_GATE(meson8b_hiu_iface, HHI_GCLK_MPEG0, 19);
- static MESON_GATE(meson8b_assist_misc, HHI_GCLK_MPEG0, 23);
- static MESON_GATE(meson8b_spi, HHI_GCLK_MPEG0, 30);
- static MESON_GATE(meson8b_i2s_spdif, HHI_GCLK_MPEG1, 2);
- static MESON_GATE(meson8b_eth, HHI_GCLK_MPEG1, 3);
- static MESON_GATE(meson8b_demux, HHI_GCLK_MPEG1, 4);
- static MESON_GATE(meson8b_aiu_glue, HHI_GCLK_MPEG1, 6);
- static MESON_GATE(meson8b_iec958, HHI_GCLK_MPEG1, 7);
- static MESON_GATE(meson8b_i2s_out, HHI_GCLK_MPEG1, 8);
- static MESON_GATE(meson8b_amclk, HHI_GCLK_MPEG1, 9);
- static MESON_GATE(meson8b_aififo2, HHI_GCLK_MPEG1, 10);
- static MESON_GATE(meson8b_mixer, HHI_GCLK_MPEG1, 11);
- static MESON_GATE(meson8b_mixer_iface, HHI_GCLK_MPEG1, 12);
- static MESON_GATE(meson8b_adc, HHI_GCLK_MPEG1, 13);
- static MESON_GATE(meson8b_blkmv, HHI_GCLK_MPEG1, 14);
- static MESON_GATE(meson8b_aiu, HHI_GCLK_MPEG1, 15);
- static MESON_GATE(meson8b_uart1, HHI_GCLK_MPEG1, 16);
- static MESON_GATE(meson8b_g2d, HHI_GCLK_MPEG1, 20);
- static MESON_GATE(meson8b_usb0, HHI_GCLK_MPEG1, 21);
- static MESON_GATE(meson8b_usb1, HHI_GCLK_MPEG1, 22);
- static MESON_GATE(meson8b_reset, HHI_GCLK_MPEG1, 23);
- static MESON_GATE(meson8b_nand, HHI_GCLK_MPEG1, 24);
- static MESON_GATE(meson8b_dos_parser, HHI_GCLK_MPEG1, 25);
- static MESON_GATE(meson8b_usb, HHI_GCLK_MPEG1, 26);
- static MESON_GATE(meson8b_vdin1, HHI_GCLK_MPEG1, 28);
- static MESON_GATE(meson8b_ahb_arb0, HHI_GCLK_MPEG1, 29);
- static MESON_GATE(meson8b_efuse, HHI_GCLK_MPEG1, 30);
- static MESON_GATE(meson8b_boot_rom, HHI_GCLK_MPEG1, 31);
- static MESON_GATE(meson8b_ahb_data_bus, HHI_GCLK_MPEG2, 1);
- static MESON_GATE(meson8b_ahb_ctrl_bus, HHI_GCLK_MPEG2, 2);
- static MESON_GATE(meson8b_hdmi_intr_sync, HHI_GCLK_MPEG2, 3);
- static MESON_GATE(meson8b_hdmi_pclk, HHI_GCLK_MPEG2, 4);
- static MESON_GATE(meson8b_usb1_ddr_bridge, HHI_GCLK_MPEG2, 8);
- static MESON_GATE(meson8b_usb0_ddr_bridge, HHI_GCLK_MPEG2, 9);
- static MESON_GATE(meson8b_mmc_pclk, HHI_GCLK_MPEG2, 11);
- static MESON_GATE(meson8b_dvin, HHI_GCLK_MPEG2, 12);
- static MESON_GATE(meson8b_uart2, HHI_GCLK_MPEG2, 15);
- static MESON_GATE(meson8b_sana, HHI_GCLK_MPEG2, 22);
- static MESON_GATE(meson8b_vpu_intr, HHI_GCLK_MPEG2, 25);
- static MESON_GATE(meson8b_sec_ahb_ahb3_bridge, HHI_GCLK_MPEG2, 26);
- static MESON_GATE(meson8b_clk81_a9, HHI_GCLK_MPEG2, 29);
- static MESON_GATE(meson8b_vclk2_venci0, HHI_GCLK_OTHER, 1);
- static MESON_GATE(meson8b_vclk2_venci1, HHI_GCLK_OTHER, 2);
- static MESON_GATE(meson8b_vclk2_vencp0, HHI_GCLK_OTHER, 3);
- static MESON_GATE(meson8b_vclk2_vencp1, HHI_GCLK_OTHER, 4);
- static MESON_GATE(meson8b_gclk_venci_int, HHI_GCLK_OTHER, 8);
- static MESON_GATE(meson8b_gclk_vencp_int, HHI_GCLK_OTHER, 9);
- static MESON_GATE(meson8b_dac_clk, HHI_GCLK_OTHER, 10);
- static MESON_GATE(meson8b_aoclk_gate, HHI_GCLK_OTHER, 14);
- static MESON_GATE(meson8b_iec958_gate, HHI_GCLK_OTHER, 16);
- static MESON_GATE(meson8b_enc480p, HHI_GCLK_OTHER, 20);
- static MESON_GATE(meson8b_rng1, HHI_GCLK_OTHER, 21);
- static MESON_GATE(meson8b_gclk_vencl_int, HHI_GCLK_OTHER, 22);
- static MESON_GATE(meson8b_vclk2_venclmcc, HHI_GCLK_OTHER, 24);
- static MESON_GATE(meson8b_vclk2_vencl, HHI_GCLK_OTHER, 25);
- static MESON_GATE(meson8b_vclk2_other, HHI_GCLK_OTHER, 26);
- static MESON_GATE(meson8b_edp, HHI_GCLK_OTHER, 31);
- /* Always On (AO) domain gates */
- static MESON_GATE(meson8b_ao_media_cpu, HHI_GCLK_AO, 0);
- static MESON_GATE(meson8b_ao_ahb_sram, HHI_GCLK_AO, 1);
- static MESON_GATE(meson8b_ao_ahb_bus, HHI_GCLK_AO, 2);
- static MESON_GATE(meson8b_ao_iface, HHI_GCLK_AO, 3);
- static struct clk_hw_onecell_data meson8b_hw_onecell_data = {
- .hws = {
- [CLKID_XTAL] = &meson8b_xtal.hw,
- [CLKID_PLL_FIXED] = &meson8b_fixed_pll.hw,
- [CLKID_PLL_VID] = &meson8b_vid_pll.hw,
- [CLKID_PLL_SYS] = &meson8b_sys_pll.hw,
- [CLKID_FCLK_DIV2] = &meson8b_fclk_div2.hw,
- [CLKID_FCLK_DIV3] = &meson8b_fclk_div3.hw,
- [CLKID_FCLK_DIV4] = &meson8b_fclk_div4.hw,
- [CLKID_FCLK_DIV5] = &meson8b_fclk_div5.hw,
- [CLKID_FCLK_DIV7] = &meson8b_fclk_div7.hw,
- [CLKID_CPUCLK] = &meson8b_cpu_clk.hw,
- [CLKID_MPEG_SEL] = &meson8b_mpeg_clk_sel.hw,
- [CLKID_MPEG_DIV] = &meson8b_mpeg_clk_div.hw,
- [CLKID_CLK81] = &meson8b_clk81.hw,
- [CLKID_DDR] = &meson8b_ddr.hw,
- [CLKID_DOS] = &meson8b_dos.hw,
- [CLKID_ISA] = &meson8b_isa.hw,
- [CLKID_PL301] = &meson8b_pl301.hw,
- [CLKID_PERIPHS] = &meson8b_periphs.hw,
- [CLKID_SPICC] = &meson8b_spicc.hw,
- [CLKID_I2C] = &meson8b_i2c.hw,
- [CLKID_SAR_ADC] = &meson8b_sar_adc.hw,
- [CLKID_SMART_CARD] = &meson8b_smart_card.hw,
- [CLKID_RNG0] = &meson8b_rng0.hw,
- [CLKID_UART0] = &meson8b_uart0.hw,
- [CLKID_SDHC] = &meson8b_sdhc.hw,
- [CLKID_STREAM] = &meson8b_stream.hw,
- [CLKID_ASYNC_FIFO] = &meson8b_async_fifo.hw,
- [CLKID_SDIO] = &meson8b_sdio.hw,
- [CLKID_ABUF] = &meson8b_abuf.hw,
- [CLKID_HIU_IFACE] = &meson8b_hiu_iface.hw,
- [CLKID_ASSIST_MISC] = &meson8b_assist_misc.hw,
- [CLKID_SPI] = &meson8b_spi.hw,
- [CLKID_I2S_SPDIF] = &meson8b_i2s_spdif.hw,
- [CLKID_ETH] = &meson8b_eth.hw,
- [CLKID_DEMUX] = &meson8b_demux.hw,
- [CLKID_AIU_GLUE] = &meson8b_aiu_glue.hw,
- [CLKID_IEC958] = &meson8b_iec958.hw,
- [CLKID_I2S_OUT] = &meson8b_i2s_out.hw,
- [CLKID_AMCLK] = &meson8b_amclk.hw,
- [CLKID_AIFIFO2] = &meson8b_aififo2.hw,
- [CLKID_MIXER] = &meson8b_mixer.hw,
- [CLKID_MIXER_IFACE] = &meson8b_mixer_iface.hw,
- [CLKID_ADC] = &meson8b_adc.hw,
- [CLKID_BLKMV] = &meson8b_blkmv.hw,
- [CLKID_AIU] = &meson8b_aiu.hw,
- [CLKID_UART1] = &meson8b_uart1.hw,
- [CLKID_G2D] = &meson8b_g2d.hw,
- [CLKID_USB0] = &meson8b_usb0.hw,
- [CLKID_USB1] = &meson8b_usb1.hw,
- [CLKID_RESET] = &meson8b_reset.hw,
- [CLKID_NAND] = &meson8b_nand.hw,
- [CLKID_DOS_PARSER] = &meson8b_dos_parser.hw,
- [CLKID_USB] = &meson8b_usb.hw,
- [CLKID_VDIN1] = &meson8b_vdin1.hw,
- [CLKID_AHB_ARB0] = &meson8b_ahb_arb0.hw,
- [CLKID_EFUSE] = &meson8b_efuse.hw,
- [CLKID_BOOT_ROM] = &meson8b_boot_rom.hw,
- [CLKID_AHB_DATA_BUS] = &meson8b_ahb_data_bus.hw,
- [CLKID_AHB_CTRL_BUS] = &meson8b_ahb_ctrl_bus.hw,
- [CLKID_HDMI_INTR_SYNC] = &meson8b_hdmi_intr_sync.hw,
- [CLKID_HDMI_PCLK] = &meson8b_hdmi_pclk.hw,
- [CLKID_USB1_DDR_BRIDGE] = &meson8b_usb1_ddr_bridge.hw,
- [CLKID_USB0_DDR_BRIDGE] = &meson8b_usb0_ddr_bridge.hw,
- [CLKID_MMC_PCLK] = &meson8b_mmc_pclk.hw,
- [CLKID_DVIN] = &meson8b_dvin.hw,
- [CLKID_UART2] = &meson8b_uart2.hw,
- [CLKID_SANA] = &meson8b_sana.hw,
- [CLKID_VPU_INTR] = &meson8b_vpu_intr.hw,
- [CLKID_SEC_AHB_AHB3_BRIDGE] = &meson8b_sec_ahb_ahb3_bridge.hw,
- [CLKID_CLK81_A9] = &meson8b_clk81_a9.hw,
- [CLKID_VCLK2_VENCI0] = &meson8b_vclk2_venci0.hw,
- [CLKID_VCLK2_VENCI1] = &meson8b_vclk2_venci1.hw,
- [CLKID_VCLK2_VENCP0] = &meson8b_vclk2_vencp0.hw,
- [CLKID_VCLK2_VENCP1] = &meson8b_vclk2_vencp1.hw,
- [CLKID_GCLK_VENCI_INT] = &meson8b_gclk_venci_int.hw,
- [CLKID_GCLK_VENCP_INT] = &meson8b_gclk_vencp_int.hw,
- [CLKID_DAC_CLK] = &meson8b_dac_clk.hw,
- [CLKID_AOCLK_GATE] = &meson8b_aoclk_gate.hw,
- [CLKID_IEC958_GATE] = &meson8b_iec958_gate.hw,
- [CLKID_ENC480P] = &meson8b_enc480p.hw,
- [CLKID_RNG1] = &meson8b_rng1.hw,
- [CLKID_GCLK_VENCL_INT] = &meson8b_gclk_vencl_int.hw,
- [CLKID_VCLK2_VENCLMCC] = &meson8b_vclk2_venclmcc.hw,
- [CLKID_VCLK2_VENCL] = &meson8b_vclk2_vencl.hw,
- [CLKID_VCLK2_OTHER] = &meson8b_vclk2_other.hw,
- [CLKID_EDP] = &meson8b_edp.hw,
- [CLKID_AO_MEDIA_CPU] = &meson8b_ao_media_cpu.hw,
- [CLKID_AO_AHB_SRAM] = &meson8b_ao_ahb_sram.hw,
- [CLKID_AO_AHB_BUS] = &meson8b_ao_ahb_bus.hw,
- [CLKID_AO_IFACE] = &meson8b_ao_iface.hw,
- [CLKID_MPLL0] = &meson8b_mpll0.hw,
- [CLKID_MPLL1] = &meson8b_mpll1.hw,
- [CLKID_MPLL2] = &meson8b_mpll2.hw,
- [CLKID_MPLL0_DIV] = &meson8b_mpll0_div.hw,
- [CLKID_MPLL1_DIV] = &meson8b_mpll1_div.hw,
- [CLKID_MPLL2_DIV] = &meson8b_mpll2_div.hw,
- [CLKID_CPU_IN_SEL] = &meson8b_cpu_in_sel.hw,
- [CLKID_CPU_DIV2] = &meson8b_cpu_div2.hw,
- [CLKID_CPU_DIV3] = &meson8b_cpu_div3.hw,
- [CLKID_CPU_SCALE_DIV] = &meson8b_cpu_scale_div.hw,
- [CLKID_CPU_SCALE_OUT_SEL] = &meson8b_cpu_scale_out_sel.hw,
- [CLKID_MPLL_PREDIV] = &meson8b_mpll_prediv.hw,
- [CLKID_FCLK_DIV2_DIV] = &meson8b_fclk_div2_div.hw,
- [CLKID_FCLK_DIV3_DIV] = &meson8b_fclk_div3_div.hw,
- [CLKID_FCLK_DIV4_DIV] = &meson8b_fclk_div4_div.hw,
- [CLKID_FCLK_DIV5_DIV] = &meson8b_fclk_div5_div.hw,
- [CLKID_FCLK_DIV7_DIV] = &meson8b_fclk_div7_div.hw,
- [CLKID_NAND_SEL] = &meson8b_nand_clk_sel.hw,
- [CLKID_NAND_DIV] = &meson8b_nand_clk_div.hw,
- [CLKID_NAND_CLK] = &meson8b_nand_clk_gate.hw,
- [CLK_NR_CLKS] = NULL,
- },
- .num = CLK_NR_CLKS,
- };
- static struct clk_regmap *const meson8b_clk_regmaps[] = {
- &meson8b_clk81,
- &meson8b_ddr,
- &meson8b_dos,
- &meson8b_isa,
- &meson8b_pl301,
- &meson8b_periphs,
- &meson8b_spicc,
- &meson8b_i2c,
- &meson8b_sar_adc,
- &meson8b_smart_card,
- &meson8b_rng0,
- &meson8b_uart0,
- &meson8b_sdhc,
- &meson8b_stream,
- &meson8b_async_fifo,
- &meson8b_sdio,
- &meson8b_abuf,
- &meson8b_hiu_iface,
- &meson8b_assist_misc,
- &meson8b_spi,
- &meson8b_i2s_spdif,
- &meson8b_eth,
- &meson8b_demux,
- &meson8b_aiu_glue,
- &meson8b_iec958,
- &meson8b_i2s_out,
- &meson8b_amclk,
- &meson8b_aififo2,
- &meson8b_mixer,
- &meson8b_mixer_iface,
- &meson8b_adc,
- &meson8b_blkmv,
- &meson8b_aiu,
- &meson8b_uart1,
- &meson8b_g2d,
- &meson8b_usb0,
- &meson8b_usb1,
- &meson8b_reset,
- &meson8b_nand,
- &meson8b_dos_parser,
- &meson8b_usb,
- &meson8b_vdin1,
- &meson8b_ahb_arb0,
- &meson8b_efuse,
- &meson8b_boot_rom,
- &meson8b_ahb_data_bus,
- &meson8b_ahb_ctrl_bus,
- &meson8b_hdmi_intr_sync,
- &meson8b_hdmi_pclk,
- &meson8b_usb1_ddr_bridge,
- &meson8b_usb0_ddr_bridge,
- &meson8b_mmc_pclk,
- &meson8b_dvin,
- &meson8b_uart2,
- &meson8b_sana,
- &meson8b_vpu_intr,
- &meson8b_sec_ahb_ahb3_bridge,
- &meson8b_clk81_a9,
- &meson8b_vclk2_venci0,
- &meson8b_vclk2_venci1,
- &meson8b_vclk2_vencp0,
- &meson8b_vclk2_vencp1,
- &meson8b_gclk_venci_int,
- &meson8b_gclk_vencp_int,
- &meson8b_dac_clk,
- &meson8b_aoclk_gate,
- &meson8b_iec958_gate,
- &meson8b_enc480p,
- &meson8b_rng1,
- &meson8b_gclk_vencl_int,
- &meson8b_vclk2_venclmcc,
- &meson8b_vclk2_vencl,
- &meson8b_vclk2_other,
- &meson8b_edp,
- &meson8b_ao_media_cpu,
- &meson8b_ao_ahb_sram,
- &meson8b_ao_ahb_bus,
- &meson8b_ao_iface,
- &meson8b_mpeg_clk_div,
- &meson8b_mpeg_clk_sel,
- &meson8b_mpll0,
- &meson8b_mpll1,
- &meson8b_mpll2,
- &meson8b_mpll0_div,
- &meson8b_mpll1_div,
- &meson8b_mpll2_div,
- &meson8b_fixed_pll,
- &meson8b_vid_pll,
- &meson8b_sys_pll,
- &meson8b_cpu_in_sel,
- &meson8b_cpu_scale_div,
- &meson8b_cpu_scale_out_sel,
- &meson8b_cpu_clk,
- &meson8b_mpll_prediv,
- &meson8b_fclk_div2,
- &meson8b_fclk_div3,
- &meson8b_fclk_div4,
- &meson8b_fclk_div5,
- &meson8b_fclk_div7,
- &meson8b_nand_clk_sel,
- &meson8b_nand_clk_div,
- &meson8b_nand_clk_gate,
- };
- static const struct meson8b_clk_reset_line {
- u32 reg;
- u8 bit_idx;
- } meson8b_clk_reset_bits[] = {
- [CLKC_RESET_L2_CACHE_SOFT_RESET] = {
- .reg = HHI_SYS_CPU_CLK_CNTL0, .bit_idx = 30
- },
- [CLKC_RESET_AXI_64_TO_128_BRIDGE_A5_SOFT_RESET] = {
- .reg = HHI_SYS_CPU_CLK_CNTL0, .bit_idx = 29
- },
- [CLKC_RESET_SCU_SOFT_RESET] = {
- .reg = HHI_SYS_CPU_CLK_CNTL0, .bit_idx = 28
- },
- [CLKC_RESET_CPU3_SOFT_RESET] = {
- .reg = HHI_SYS_CPU_CLK_CNTL0, .bit_idx = 27
- },
- [CLKC_RESET_CPU2_SOFT_RESET] = {
- .reg = HHI_SYS_CPU_CLK_CNTL0, .bit_idx = 26
- },
- [CLKC_RESET_CPU1_SOFT_RESET] = {
- .reg = HHI_SYS_CPU_CLK_CNTL0, .bit_idx = 25
- },
- [CLKC_RESET_CPU0_SOFT_RESET] = {
- .reg = HHI_SYS_CPU_CLK_CNTL0, .bit_idx = 24
- },
- [CLKC_RESET_A5_GLOBAL_RESET] = {
- .reg = HHI_SYS_CPU_CLK_CNTL0, .bit_idx = 18
- },
- [CLKC_RESET_A5_AXI_SOFT_RESET] = {
- .reg = HHI_SYS_CPU_CLK_CNTL0, .bit_idx = 17
- },
- [CLKC_RESET_A5_ABP_SOFT_RESET] = {
- .reg = HHI_SYS_CPU_CLK_CNTL0, .bit_idx = 16
- },
- [CLKC_RESET_AXI_64_TO_128_BRIDGE_MMC_SOFT_RESET] = {
- .reg = HHI_SYS_CPU_CLK_CNTL1, .bit_idx = 30
- },
- [CLKC_RESET_VID_CLK_CNTL_SOFT_RESET] = {
- .reg = HHI_VID_CLK_CNTL, .bit_idx = 15
- },
- [CLKC_RESET_VID_DIVIDER_CNTL_SOFT_RESET_POST] = {
- .reg = HHI_VID_DIVIDER_CNTL, .bit_idx = 7
- },
- [CLKC_RESET_VID_DIVIDER_CNTL_SOFT_RESET_PRE] = {
- .reg = HHI_VID_DIVIDER_CNTL, .bit_idx = 3
- },
- [CLKC_RESET_VID_DIVIDER_CNTL_RESET_N_POST] = {
- .reg = HHI_VID_DIVIDER_CNTL, .bit_idx = 1
- },
- [CLKC_RESET_VID_DIVIDER_CNTL_RESET_N_PRE] = {
- .reg = HHI_VID_DIVIDER_CNTL, .bit_idx = 0
- },
- };
- static int meson8b_clk_reset_update(struct reset_controller_dev *rcdev,
- unsigned long id, bool assert)
- {
- struct meson8b_clk_reset *meson8b_clk_reset =
- container_of(rcdev, struct meson8b_clk_reset, reset);
- unsigned long flags;
- const struct meson8b_clk_reset_line *reset;
- u32 val;
- if (id >= ARRAY_SIZE(meson8b_clk_reset_bits))
- return -EINVAL;
- reset = &meson8b_clk_reset_bits[id];
- spin_lock_irqsave(&meson_clk_lock, flags);
- val = readl(meson8b_clk_reset->base + reset->reg);
- if (assert)
- val |= BIT(reset->bit_idx);
- else
- val &= ~BIT(reset->bit_idx);
- writel(val, meson8b_clk_reset->base + reset->reg);
- spin_unlock_irqrestore(&meson_clk_lock, flags);
- return 0;
- }
- static int meson8b_clk_reset_assert(struct reset_controller_dev *rcdev,
- unsigned long id)
- {
- return meson8b_clk_reset_update(rcdev, id, true);
- }
- static int meson8b_clk_reset_deassert(struct reset_controller_dev *rcdev,
- unsigned long id)
- {
- return meson8b_clk_reset_update(rcdev, id, false);
- }
- static const struct reset_control_ops meson8b_clk_reset_ops = {
- .assert = meson8b_clk_reset_assert,
- .deassert = meson8b_clk_reset_deassert,
- };
- static const struct regmap_config clkc_regmap_config = {
- .reg_bits = 32,
- .val_bits = 32,
- .reg_stride = 4,
- };
- static int meson8b_clkc_probe(struct platform_device *pdev)
- {
- int ret, i;
- struct device *dev = &pdev->dev;
- struct regmap *map;
- if (!clk_base)
- return -ENXIO;
- map = devm_regmap_init_mmio(dev, clk_base, &clkc_regmap_config);
- if (IS_ERR(map))
- return PTR_ERR(map);
- /* Populate regmap for the regmap backed clocks */
- for (i = 0; i < ARRAY_SIZE(meson8b_clk_regmaps); i++)
- meson8b_clk_regmaps[i]->map = map;
- /*
- * register all clks
- * CLKID_UNUSED = 0, so skip it and start with CLKID_XTAL = 1
- */
- for (i = CLKID_XTAL; i < CLK_NR_CLKS; i++) {
- /* array might be sparse */
- if (!meson8b_hw_onecell_data.hws[i])
- continue;
- ret = devm_clk_hw_register(dev, meson8b_hw_onecell_data.hws[i]);
- if (ret)
- return ret;
- }
- return devm_of_clk_add_hw_provider(dev, of_clk_hw_onecell_get,
- &meson8b_hw_onecell_data);
- }
- static const struct of_device_id meson8b_clkc_match_table[] = {
- { .compatible = "amlogic,meson8-clkc" },
- { .compatible = "amlogic,meson8b-clkc" },
- { .compatible = "amlogic,meson8m2-clkc" },
- { }
- };
- static struct platform_driver meson8b_driver = {
- .probe = meson8b_clkc_probe,
- .driver = {
- .name = "meson8b-clkc",
- .of_match_table = meson8b_clkc_match_table,
- },
- };
- builtin_platform_driver(meson8b_driver);
- static void __init meson8b_clkc_reset_init(struct device_node *np)
- {
- struct meson8b_clk_reset *rstc;
- int ret;
- /* Generic clocks, PLLs and some of the reset-bits */
- clk_base = of_iomap(np, 1);
- if (!clk_base) {
- pr_err("%s: Unable to map clk base\n", __func__);
- return;
- }
- rstc = kzalloc(sizeof(*rstc), GFP_KERNEL);
- if (!rstc)
- return;
- /* Reset Controller */
- rstc->base = clk_base;
- rstc->reset.ops = &meson8b_clk_reset_ops;
- rstc->reset.nr_resets = ARRAY_SIZE(meson8b_clk_reset_bits);
- rstc->reset.of_node = np;
- ret = reset_controller_register(&rstc->reset);
- if (ret) {
- pr_err("%s: Failed to register clkc reset controller: %d\n",
- __func__, ret);
- return;
- }
- }
- CLK_OF_DECLARE_DRIVER(meson8_clkc, "amlogic,meson8-clkc",
- meson8b_clkc_reset_init);
- CLK_OF_DECLARE_DRIVER(meson8b_clkc, "amlogic,meson8b-clkc",
- meson8b_clkc_reset_init);
- CLK_OF_DECLARE_DRIVER(meson8m2_clkc, "amlogic,meson8m2-clkc",
- meson8b_clkc_reset_init);
|