kfd_mqd_manager.c 2.7 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889
  1. /*
  2. * Copyright 2014 Advanced Micro Devices, Inc.
  3. *
  4. * Permission is hereby granted, free of charge, to any person obtaining a
  5. * copy of this software and associated documentation files (the "Software"),
  6. * to deal in the Software without restriction, including without limitation
  7. * the rights to use, copy, modify, merge, publish, distribute, sublicense,
  8. * and/or sell copies of the Software, and to permit persons to whom the
  9. * Software is furnished to do so, subject to the following conditions:
  10. *
  11. * The above copyright notice and this permission notice shall be included in
  12. * all copies or substantial portions of the Software.
  13. *
  14. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  15. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  16. * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
  17. * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
  18. * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
  19. * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
  20. * OTHER DEALINGS IN THE SOFTWARE.
  21. *
  22. */
  23. #include "kfd_mqd_manager.h"
  24. struct mqd_manager *mqd_manager_init(enum KFD_MQD_TYPE type,
  25. struct kfd_dev *dev)
  26. {
  27. switch (dev->device_info->asic_family) {
  28. case CHIP_KAVERI:
  29. return mqd_manager_init_cik(type, dev);
  30. case CHIP_HAWAII:
  31. return mqd_manager_init_cik_hawaii(type, dev);
  32. case CHIP_CARRIZO:
  33. return mqd_manager_init_vi(type, dev);
  34. case CHIP_TONGA:
  35. case CHIP_FIJI:
  36. case CHIP_POLARIS10:
  37. case CHIP_POLARIS11:
  38. return mqd_manager_init_vi_tonga(type, dev);
  39. case CHIP_VEGA10:
  40. case CHIP_RAVEN:
  41. return mqd_manager_init_v9(type, dev);
  42. default:
  43. WARN(1, "Unexpected ASIC family %u",
  44. dev->device_info->asic_family);
  45. }
  46. return NULL;
  47. }
  48. void mqd_symmetrically_map_cu_mask(struct mqd_manager *mm,
  49. const uint32_t *cu_mask, uint32_t cu_mask_count,
  50. uint32_t *se_mask)
  51. {
  52. struct kfd_cu_info cu_info;
  53. uint32_t cu_per_sh[4] = {0};
  54. int i, se, cu = 0;
  55. mm->dev->kfd2kgd->get_cu_info(mm->dev->kgd, &cu_info);
  56. if (cu_mask_count > cu_info.cu_active_number)
  57. cu_mask_count = cu_info.cu_active_number;
  58. for (se = 0; se < cu_info.num_shader_engines; se++)
  59. for (i = 0; i < 4; i++)
  60. cu_per_sh[se] += hweight32(cu_info.cu_bitmap[se][i]);
  61. /* Symmetrically map cu_mask to all SEs:
  62. * cu_mask[0] bit0 -> se_mask[0] bit0;
  63. * cu_mask[0] bit1 -> se_mask[1] bit0;
  64. * ... (if # SE is 4)
  65. * cu_mask[0] bit4 -> se_mask[0] bit1;
  66. * ...
  67. */
  68. se = 0;
  69. for (i = 0; i < cu_mask_count; i++) {
  70. if (cu_mask[i / 32] & (1 << (i % 32)))
  71. se_mask[se] |= 1 << cu;
  72. do {
  73. se++;
  74. if (se == cu_info.num_shader_engines) {
  75. se = 0;
  76. cu++;
  77. }
  78. } while (cu >= cu_per_sh[se] && cu < 32);
  79. }
  80. }