Makefile 3.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128
  1. # SPDX-License-Identifier: GPL-2.0
  2. ccflags-y := -Idrivers/gpu/drm/msm
  3. ccflags-y += -Idrivers/gpu/drm/msm/disp/dpu1
  4. ccflags-$(CONFIG_DRM_MSM_DSI) += -Idrivers/gpu/drm/msm/dsi
  5. msm-y := \
  6. adreno/adreno_device.o \
  7. adreno/adreno_gpu.o \
  8. adreno/a3xx_gpu.o \
  9. adreno/a4xx_gpu.o \
  10. adreno/a5xx_gpu.o \
  11. adreno/a5xx_power.o \
  12. adreno/a5xx_preempt.o \
  13. adreno/a6xx_gpu.o \
  14. adreno/a6xx_gmu.o \
  15. adreno/a6xx_hfi.o \
  16. hdmi/hdmi.o \
  17. hdmi/hdmi_audio.o \
  18. hdmi/hdmi_bridge.o \
  19. hdmi/hdmi_connector.o \
  20. hdmi/hdmi_i2c.o \
  21. hdmi/hdmi_phy.o \
  22. hdmi/hdmi_phy_8960.o \
  23. hdmi/hdmi_phy_8x60.o \
  24. hdmi/hdmi_phy_8x74.o \
  25. edp/edp.o \
  26. edp/edp_aux.o \
  27. edp/edp_bridge.o \
  28. edp/edp_connector.o \
  29. edp/edp_ctrl.o \
  30. edp/edp_phy.o \
  31. disp/mdp_format.o \
  32. disp/mdp_kms.o \
  33. disp/mdp4/mdp4_crtc.o \
  34. disp/mdp4/mdp4_dtv_encoder.o \
  35. disp/mdp4/mdp4_lcdc_encoder.o \
  36. disp/mdp4/mdp4_lvds_connector.o \
  37. disp/mdp4/mdp4_irq.o \
  38. disp/mdp4/mdp4_kms.o \
  39. disp/mdp4/mdp4_plane.o \
  40. disp/mdp5/mdp5_cfg.o \
  41. disp/mdp5/mdp5_ctl.o \
  42. disp/mdp5/mdp5_crtc.o \
  43. disp/mdp5/mdp5_encoder.o \
  44. disp/mdp5/mdp5_irq.o \
  45. disp/mdp5/mdp5_mdss.o \
  46. disp/mdp5/mdp5_kms.o \
  47. disp/mdp5/mdp5_pipe.o \
  48. disp/mdp5/mdp5_mixer.o \
  49. disp/mdp5/mdp5_plane.o \
  50. disp/mdp5/mdp5_smp.o \
  51. disp/dpu1/dpu_core_irq.o \
  52. disp/dpu1/dpu_core_perf.o \
  53. disp/dpu1/dpu_crtc.o \
  54. disp/dpu1/dpu_encoder.o \
  55. disp/dpu1/dpu_encoder_phys_cmd.o \
  56. disp/dpu1/dpu_encoder_phys_vid.o \
  57. disp/dpu1/dpu_formats.o \
  58. disp/dpu1/dpu_hw_blk.o \
  59. disp/dpu1/dpu_hw_catalog.o \
  60. disp/dpu1/dpu_hw_cdm.o \
  61. disp/dpu1/dpu_hw_ctl.o \
  62. disp/dpu1/dpu_hw_interrupts.o \
  63. disp/dpu1/dpu_hw_intf.o \
  64. disp/dpu1/dpu_hw_lm.o \
  65. disp/dpu1/dpu_hw_pingpong.o \
  66. disp/dpu1/dpu_hw_sspp.o \
  67. disp/dpu1/dpu_hw_top.o \
  68. disp/dpu1/dpu_hw_util.o \
  69. disp/dpu1/dpu_hw_vbif.o \
  70. disp/dpu1/dpu_io_util.o \
  71. disp/dpu1/dpu_irq.o \
  72. disp/dpu1/dpu_kms.o \
  73. disp/dpu1/dpu_mdss.o \
  74. disp/dpu1/dpu_plane.o \
  75. disp/dpu1/dpu_power_handle.o \
  76. disp/dpu1/dpu_rm.o \
  77. disp/dpu1/dpu_vbif.o \
  78. msm_atomic.o \
  79. msm_debugfs.o \
  80. msm_drv.o \
  81. msm_fb.o \
  82. msm_fence.o \
  83. msm_gem.o \
  84. msm_gem_prime.o \
  85. msm_gem_shrinker.o \
  86. msm_gem_submit.o \
  87. msm_gem_vma.o \
  88. msm_gpu.o \
  89. msm_iommu.o \
  90. msm_perf.o \
  91. msm_rd.o \
  92. msm_ringbuffer.o \
  93. msm_submitqueue.o
  94. msm-$(CONFIG_DEBUG_FS) += adreno/a5xx_debugfs.o \
  95. disp/dpu1/dpu_dbg.o
  96. msm-$(CONFIG_DRM_FBDEV_EMULATION) += msm_fbdev.o
  97. msm-$(CONFIG_COMMON_CLK) += disp/mdp4/mdp4_lvds_pll.o
  98. msm-$(CONFIG_COMMON_CLK) += hdmi/hdmi_pll_8960.o
  99. msm-$(CONFIG_COMMON_CLK) += hdmi/hdmi_phy_8996.o
  100. msm-$(CONFIG_DRM_MSM_HDMI_HDCP) += hdmi/hdmi_hdcp.o
  101. msm-$(CONFIG_DRM_MSM_DSI) += dsi/dsi.o \
  102. disp/mdp4/mdp4_dsi_encoder.o \
  103. dsi/dsi_cfg.o \
  104. dsi/dsi_host.o \
  105. dsi/dsi_manager.o \
  106. dsi/phy/dsi_phy.o \
  107. disp/mdp5/mdp5_cmd_encoder.o
  108. msm-$(CONFIG_DRM_MSM_DSI_28NM_PHY) += dsi/phy/dsi_phy_28nm.o
  109. msm-$(CONFIG_DRM_MSM_DSI_20NM_PHY) += dsi/phy/dsi_phy_20nm.o
  110. msm-$(CONFIG_DRM_MSM_DSI_28NM_8960_PHY) += dsi/phy/dsi_phy_28nm_8960.o
  111. msm-$(CONFIG_DRM_MSM_DSI_14NM_PHY) += dsi/phy/dsi_phy_14nm.o
  112. msm-$(CONFIG_DRM_MSM_DSI_10NM_PHY) += dsi/phy/dsi_phy_10nm.o
  113. ifeq ($(CONFIG_DRM_MSM_DSI_PLL),y)
  114. msm-y += dsi/pll/dsi_pll.o
  115. msm-$(CONFIG_DRM_MSM_DSI_28NM_PHY) += dsi/pll/dsi_pll_28nm.o
  116. msm-$(CONFIG_DRM_MSM_DSI_28NM_8960_PHY) += dsi/pll/dsi_pll_28nm_8960.o
  117. msm-$(CONFIG_DRM_MSM_DSI_14NM_PHY) += dsi/pll/dsi_pll_14nm.o
  118. msm-$(CONFIG_DRM_MSM_DSI_10NM_PHY) += dsi/pll/dsi_pll_10nm.o
  119. endif
  120. obj-$(CONFIG_DRM_MSM) += msm.o